ADSP-BF538F EZ-KIT Lite® Evaluation System Manual

Revision 1.1, March 2008

Part Number 82-000945-01

Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106



Copyright Information

©2008 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent from Analog Devices, Inc.

Printed in the USA.

Limited Warranty

The EZ-KIT Lite evaluation system is warranted against defects in materials and workmanship for a period of one year from the date of purchase from Analog Devices or from an authorized dealer.

Disclaimer

Analog Devices, Inc. reserves the right to change this product without prior notice. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under the patent rights of Analog Devices, Inc.

Trademark and Service Mark Notice

The Analog Devices icon bar and logo, VisualDSP++, the VisualDSP++ logo, Blackfin, the Blackfin logo, the CROSSCORE logo, EZ-KIT Lite, and EZ-Extender are registered trademarks of Analog Devices, Inc.

All other brand and product names are trademarks or service marks of their respective owners.

Regulatory Compliance

The ADSP-BF538F EZ-KIT Lite is designed to be used solely in a laboratory environment. The board is not intended for use as a consumer end product or as a portion of a consumer end product. The board is an open system design which does not include a shielded enclosure and therefore may cause interference to other electrical devices in close proximity. This board should not be used in or near any medical equipment or RF devices.

The ADSP-BF538F EZ-KIT Lite has been certified to comply with the essential requirements of the European EMC directive 89/336/EEC amended by 93/68/EEC and therefore carries the "**CE**" mark.

The ADSP-BF538F EZ-KIT Lite has been appended to Analog Devices, Inc. Technical Construction File (TCF) referenced '**DSPTOOLS1**' dated December 21, 1997 and was awarded CE Certification by an appointed European Competent Body as listed below.

Technical Certificate No: Z600ANA1.028



Issued by: Technology International (Europe) Limited 60 Shrivenham Hundred Business Park Shrivenham, Swindon, SN6 8TY, UK

The EZ-KIT Lite evaluation system contains ESD (electrostatic discharge) sensitive devices. Electrostatic charges readily accumulate on the human body and equipment and can discharge without detection. Permanent damage may occur on devices subjected to high-energy discharges. Proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Store unused EZ-KIT Lite boards in the protective shipping package.



PREFACE

xiii
xiii
xiv
xiv
. xv
. xv
xvi
xvi
xvi
xvii
xviii
. xx
xxi
xiii xiii xiv xiv xiv xiv xvi xvi xvi xv

USING ADSP-BF538F EZ-KIT LITE

Package Contents	1-3
Default Configuration	1-3
Installation and Session Startup	1-5

Evaluation License Restrictions	1-7
Memory Map	1-7
SDRAM Interface	1-8
Flash Memory	1-10
CAN Interface	1-11
ELVIS Interface	1-12
Audio Interface	1-12
LEDs and Push Buttons	1-13
Example Programs	1-14
Background Telemetry Channel	1-14

ADSP-BF538F EZ-KIT LITE HARDWARE REFERENCE

System Architecture 2	2-2
External Bus Interface Unit 2	2-3
SPORT0 Interface 2	2-4
SPI Interface 2	2-4
UART Interface	2-4
Programmable Flags 2	2-4
UART Port 2	2-8
Expansion Interface 2	2-8
JTAG Emulation Port 2	2-9
Jumper and Switch Settings 2	2-9
CAN Enable Switch (SW2) 2-	10
UART Enable Switch (SW4) 2-	10
Push Button Enable Switch (SW5) 2-	-11

Flash Enable Switch (SW6)	2-11
FCE Enable Switch (SW14)	2-12
Audio Enable Switch (SW7)	2-12
Boot Mode Select Switch (SW3)	2-13
PPI Direction Control (JP1)	2-13
UART Loop Jumper (JP9)	2-14
ELVIS Oscilloscope Configuration Switch (SW1)	2-14
ELVIS Function Generator Configuration Switch (SW8)	2-15
ELVIS Voltage Selection Jumper (JP6)	2-16
ELVIS Select Jumper (JP8)	2-16
LEDs and Push Buttons	2-17
Reset Push Button (SW9)	2-17
Programmable Flag Push Buttons (SW10–13)	2-18
Power LED (LED7)	2-18
Reset LED (LED8)	2-18
User LEDs (LED2–6)	2-19
USB Monitor LED (ZLED3)	2-19
Connectors	2-20
Audio Connectors (J9 and J10)	2-21
CAN Connectors (J5 and J11)	2-21
RS-232 Connector (J6)	2-21
Power Connector (J7)	2-22
Expansion Interface Connectors (J1–3)	2-22
JTAG Connector (ZP4)	2-23

SPORT0 and SPORT1 Connectors (P6 and P7)	2-23
PPI Connector (P8)	2-23
SPI Connector (P9)	2-24
2-Wire Interface Connector (P10)	2-24
TIMERS Connector (P11)	2-24
UART1 Connector (P12)	2-25

ADSP-BF538F EZ-KIT LITE BILL OF MATERIALS

ADSP-BF538F EZ-KIT LITE SCHEMATIC

Title Page	B-1
Processor	B-2
Processor Power	В-3
SDRAM and Flash	B-4
ADC and Audio In	B-5
DAC and Audio Out	В-6
CAN	B-7
Push Buttons, LEDs, and Boot Mode	B-8
ELVIS Interface	В-9
Expansion Interface and JTAG	B-10
Stamp Connectors	B-11
Misc Connectors	B-12
Power	B-13

INDEX

PREFACE

Thank you for purchasing the ADSP-BF538F EZ-KIT Lite[®], Analog Devices, Inc. evaluation system for Blackfin[®] processors.

Blackfin processors embody a new type of embedded processor designed specifically to meet the computational demands and power constraints of today's embedded audio, video, and communications applications. They deliver breakthrough signal-processing performance and power efficiency within a reduced instruction set computing (RISC) programming model.

Blackfin processors support a media instruction set computing (MISC) architecture. This architecture is the natural merging of RISC, media functions, and digital signal processing (DSP) characteristics. Blackfin processors deliver signal-processing performance in a microprocessor-like environment.

Based on the Micro Signal Architecture (MSA), Blackfin processors combine a 32-bit RISC instruction set, dual 16-bit multiply accumulate (MAC) DSP functionality, and 8-bit video processing performance that had previously been the exclusive domain of very-long instruction word (VLIW) media processors. The evaluation board is designed to be used in conjunction with the VisualDSP++[®] development environment to test the capabilities of the ADSP-BF538F Blackfin processors. The VisualDSP++ development environment gives you the ability to perform advanced application code development and debug, such as:

- Create, compile, assemble, and link application programs written in C++, C, and ADSP-BF538F assembly
- Load, run, step, halt, and set breakpoints in application programs
- Read and write data and program memory
- Read and write core and peripheral registers
- Plot memory

Access to the ADSP-BF538F processor from a personal computer (PC) is achieved through a USB port or an optional JTAG emulator. The USB interface gives unrestricted access to the ADSP-BF538F processor and the evaluation board peripherals. Analog Devices JTAG emulators offer faster communication between the host PC and target hardware. Analog Devices carries a wide range of in-circuit emulation products. To learn more about Analog Devices emulators and processor development tools, go to http://www.anal.og.com/processors/index.html.

The ADSP-BF538F EZ-KIT Lite provides example programs to demonstrate the capabilities of the evaluation board.

The ADSP-BF538F EZ-KIT Lite installation is part of the VisualDSP++ installation. The EZ-KIT Lite is a licensed product that offers an unrestricted evaluation license for the first 90 days. For details about evaluation license restrictions after the 90 days, refer to "Evaluation License Restrictions" on page 1-7 and the VisualDSP++ Installation Quick Reference Card. The board features:

- Analog Devices ADSP-BF538F processor
 - ✓ Core performance up to 600 MHz
 - ✓ External bus performance to 133 MHz
 - ✓ 182-pin mini-BGA package
 - ✓ 25 MHz crystal
- Synchronous dynamic random access memory (SDRAM)
 - → MT48LC32M8 64 MB (8M x 8-bits x 4 banks) x 2 chips
- Flash memory
 - ✓ 4MB (2M x 16-bits)
- Analog audio interface
 - → AD1871 96 kHz analog-to-digital codec (ADC)
 - ✓ AD1854 96 kHz digital-to-audio codec (DAC)
 - ✓ 1 input stereo jack
 - ✓ 1 output stereo jack
- Controller Area Network (CAN) interface
 - ✓ Philips TJA1041 high-speed CAN transceiver
- National Instruments Educational Laboratory Virtual Instrumentation Suite (ELVIS) interface
 - ✓ LabVIEW[™]-based virtual instruments
 - Multifunction data acquisition device
 - ✓ Bench-top workstation and prototype board

- Universal asynchronous receiver/transmitter (UART)
 - ADM3202 RS-232 line driver/receiver
 - ✓ DB9 female connector
- LEDs
 - 10 LEDs: 1 power (green), 1 board reset (red), 1 USB (red),
 5 general-purpose (amber), and 1 USB monitor (amber)
- Push buttons
 - 5 push buttons: 1 reset, 4 programmable flags with debounce logic
- Expansion interface
 - All processor signals
- Other features
 - ✓ JTAG ICE 14-pin header

The EZ-KIT Lite board has flash memory with a total of 4 MB. Flash memory can be used to store user-specific boot code, allowing the board to run as a stand-alone unit. For more information, see "Flash Memory" on page 1-10. The board also has 64 MB of SDRAM, which can be used by the user at runtime.

SPORTO interfaces with the audio circuit, facilitating development of audio signal processing applications. SPORTO, SPORT1, and SPORT2 also interface to an off-board connector for communication with other serial devices. For more information, see "SPORT0 Interface" on page 2-4.

The UART of the processor connects to an RS-232 line driver and a DB9 female connector, providing an interface to a PC or other serial device.

Additionally, the EZ-KIT Lite board provides access to all of the processor's peripheral ports. Access is provided in the form of a three-connector expansion interface. For more information, see "Expansion Interface" on page 2-8.

Purpose of This Manual

The *ADSP-BF538F EZ-KIT Lite Evaluation System Manual* provides instructions for installing the product hardware (board). The text describes operation and configuration of the board components and provides guidelines for running your own code on the ADSP-BF538F EZ-KIT Lite. Finally, a schematic and a bill of materials are provided as a reference for future designs.

The product software installation is detailed in the *VisualDSP++ Installation Quick Reference Card*.

Intended Audience

The primary audience for this manual is a programmer who is familiar with Analog Devices processors. This manual assumes that the audience has a working knowledge of the appropriate processor architecture and instruction set. Programmers who are unfamiliar with Analog Devices processors can use this manual but should supplement it with other texts (such as the *ADSP-BF538/ADSP-BF538F Blackfin Processor Hardware Reference* and *Blackfin Processor Instruction Set Reference*) that describe your target architecture.

Programmers who are unfamiliar with VisualDSP++ should refer to the VisualDSP++ online Help and user's or getting started guides. For the locations of these documents, see "Related Documents".

Manual Contents

The manual consists of:

- Chapter 1, "Using ADSP-BF538F EZ-KIT Lite" on page 1-1 Describes EZ-KIT Lite functionality from a programmer's perspective and provides an easy-to-access memory map.
- Chapter 2, "ADSP-BF538F EZ-KIT Lite Hardware Reference" on page 2-1 Provides information on the EZ-KIT Lite hardware components.
- Appendix A, "ADSP-BF538F EZ-KIT Lite Bill Of Materials" on page A-1 Provides a list of components used to manufacture the EZ-KIT Lite board.
- Appendix B, "ADSP-BF538F EZ-KIT Lite Schematic" on page B-1 Provides the resources to allow EZ-KIT Lite board-level debugging

or to use as a reference design. Appendix B is part of the online Help.

What's New in This Manual

The *ADSP-BF538F EZ-KIT Lite Evaluation System Manual* has been updated to reflect the latest revision of the board.

Technical or Customer Support

You can reach Analog Devices, Inc. Customer Support in the following ways:

- Visit the Embedded Processing and DSP products Web site at http://www.analog.com/processors/technicalSupport
- E-mail tools questions to processor. tool s. support@anal og. com
- E-mail processor questions to processor. support@analog.com (World wide support) processor.europe@analog.com (Europe support) processor.china@analog.com (China support)
- Phone questions to 1-800-ANALOGD
- Contact your Analog Devices, Inc. local sales office or authorized distributor
- Send questions by mail to: Analog Devices, Inc.
 One Technology Way
 P. O. Box 9106
 Norwood, MA 02062-9106
 USA

Supported Processors

This evaluation system supports Analog Devices ADSP-BF538F Blackfin embedded processors.

Product Information

You can obtain product information from the Analog Devices Web site, from the product CD-ROM, or from printed publications (manuals).

Analog Devices is online at www. anal og. com. Our Web site provides information about a broad range of products—analog integrated circuits, amplifiers, converters, and digital signal processors.

MyAnalog.com

MyAnalog.com is a free feature of the Analog Devices Web site that allows customization of a Web page to display only the latest information on products you are interested in. You can also choose to receive weekly e-mail notifications containing updates to the Web pages that meet your interests. MyAnalog.com provides access to books, application notes, data sheets, code examples, and more.

Registration:

Visit www.myanal og. com to sign up. Click **Register** to use MyAnalog.com. Registration takes about five minutes and serves as means for you to select the information you want to receive.

If you are already a registered user, just log on. Your user name is your e-mail address.

Processor Product Information

For information on embedded processors and DSPs, visit our Web site at www. anal og. com/processors, which provides access to technical publications, data sheets, application notes, product overviews, and product announcements. You may also obtain additional information about Analog Devices and its products in any of the following ways.

- E-mail questions or requests for information to processor. support@analog.com (World wide support) processor.europe@analog.com (Europe support) processor.china@analog.com (China support)
- Fax questions or requests for information to 1-781-461-3010 (North America) +49-89-76903-157 (Europe)

Related Documents

For information on product related development software, see the following publications.

Table 1. Related Processor Publications

Title	Description
ADSP-BF538/ADSP-BF538F Embedded Processor Data Sheet	General functional description, pinout, and timing.
ADSP-BF538/ADSP-BF538F Blackfin Processor Hardware Reference	Description of internal processor architec- ture and all register functions.
Blackfin Processor Programming Reference	Description of all allowed processor assembly instructions.



If you plan to use the EZ-KIT Lite board in conjunction with a JTAG emulator, also refer to the documentation that accompanies the emulator.

All documentation is available online. Visit the Technical Library Web site to access all processor and tools manuals and data sheets:

http://www.analog.com/processors/technicalSupport/technicalLibrary/.

Title	Description
ADSP-BF538F EZ-KIT Lite Evaluation System Manual	Description of the hardware capabilities of the evaluation system; description of how to access these capabilities in the VisualDSP++ environment.
VisualDSP++ User's Guide	Description of VisualDSP++ features and usage.
VisualDSP++ Assembler and Preprocessor Manuals	Description of the assembler function and commands.
VisualDSP++ C/C++ Complier and Library Man- ual for Blackfin Processors	Description of the complier function and commands for Blackfin processors.
VisualDSP++ Linker and Utilities Manual	Description of the linker function and commands.
VisualDSP++ Loader and Utilities Manual	Description of the loader/splitter function and commands.

Table 2. Related VisualDSP++ Publications

Online Technical Documentation

Online documentation comprises the VisualDSP++ Help system, software tools manuals, hardware tools manuals, processor manuals, the Dinkum Abridged C++ library, and Flexible License Manager (FlexLM) network license manager software documentation. You can easily search across the entire VisualDSP++ documentation set for any topic of interest. For easy printing, supplementary .pdf files of most manuals are provided in the Docs folder on the VisualDSP++ installation CD.

If documentation is not installed on your system as part of the software installation, you can add it from the VisualDSP++ CD at any time by running the Tools installation. Access the online documentation from the VisualDSP++ environment, Windows[®] Explorer, or the Analog Devices Web site. Each documentation file type is described as follows.

File	Description
.chm	Help system files and manuals in Help format
.htm or .html	Dinkum Abridged C++ library and FlexLM network license manager software doc- umentation. Viewing and printing the . html files requires a browser, such as Internet Explorer 6.0 (or higher).
.pdf	VisualDSP++ and processor manuals in Portable Documentation Format (PDF). Viewing and printing the .pdf files requires a PDF reader, such as Adobe Acrobat Reader (4.0 or higher).

Accessing Documentation From VisualDSP++

To view VisualDSP++ Help, click on the Help menu item or go to the Windows task bar and navigate to the VisualDSP++ documentation via the Start menu.

To view ADSP-BF538F EZ-KIT Lite Help, which is part of the VisualDSP++ Help system, use the **Contents** or **Search** tab of the Help window.

Accessing Documentation From Windows

In addition to any shortcuts you may have constructed, there are many ways to open VisualDSP++ online Help or the supplementary documentation from Windows.

Help system files (. chm) are located in the Help folder, and pdf files are located in the Docs folder of your VisualDSP++ installation CD-ROM. The Docs folder also contains the Dinkum Abridged C++ library and the FlexLM network license manager software documentation.

Your software installation kit includes online Help as part of the Windows interface. These help files provide information about VisualDSP++ and the ADSP-BF538F EZ-KIT Lite evaluation system.

Accessing Documentation From Web

Download manuals at the following Web site: http://www.analog.com/processors/technical Support/technical Library/.

Select a processor family and book title. Download archive $(z \neq p)$ files, one for each manual. Use any archive management software, such as Win-Zip, to decompress downloaded files.

Printed Manuals

For general questions regarding literature ordering, call the Literature Center at **1-800-ANALOGD** (**1-800-262-5643**) and follow the prompts.

Processor Manuals

Hardware reference and instruction set reference manuals may be ordered through the Literature Center at 1-800-ANALOGD (1-800-262-5643), or downloaded from the Analog Devices Web site. Manuals may be ordered by title or by product number located on the back cover of each manual.

Data Sheets

All data sheets (preliminary and production) may be downloaded from the Analog Devices Web site. Only production (final) data sheets (Rev. 0, A, B, C, and so on) can be obtained from the Literature Center at 1-800-ANALOGD (1-800-262-5643); they also can be downloaded from the Web site.

To have a data sheet faxed to you, call the Analog Devices Faxback System at **1-800-446-6212**. Follow the prompts and a list of data sheet code numbers will be faxed to you. If the data sheet you want is not listed, check for it on the Web site.

Notation Conventions

Text conventions used in this manual are identified and described as follows. Additional conventions, which apply only to specific chapters, may appear throughout this document.

Example	Description		
Close command (File menu)	Titles in reference sections indicate the location of an item within the VisualDSP++ environment's menu system (for example, the Close command appears on the File menu).		
{this that}	Alternative required items in syntax descriptions appear within curly brackets and separated by vertical bars; read the example as this or that. One or the other is required.		
[this that]	Optional items in syntax descriptions appear within brackets and separated by vertical bars; read the example as an optional this or that.		
[this,]	Optional item lists in syntax descriptions appear within brackets delim- ited by commas and terminated with an ellipse; read the example as an optional comma-separated list of this.		
.SECTI ON	Commands, directives, keywords, and feature names are in text with letter gothic font.		
filename	Non-keyword placeholders appear in text with italic style format.		
í	Note: For correct operation, A Note provides supplementary information on a related topic. In the online version of this book, the word Note appears instead of this symbol.		
×	Caution: Incorrect device operation may result if Caution: Device damage may result if A Caution identifies conditions or inappropriate usage of the product that could lead to undesirable results or product damage. In the online version of this book, the word Caution appears instead of this symbol.		
\bigcirc	Warning: Injury to device users may result if A Warning identifies conditions or inappropriate usage of the product that could lead to conditions that are potentially hazardous for the devices users. In the online version of this book, the word Warning appears instead of this symbol.		

Notation Conventions

1 USING ADSP-BF538F EZ-KIT LITE

This chapter provides specific information to assist you with development of programs for the ADSP-BF538F EZ-KIT Lite evaluation system.

The information appears in the following sections.

- "Package Contents" on page 1-3 Lists the items contained in the ADSP-BF538F EZ-KIT Lite package.
- "Default Configuration" on page 1-3 Shows the default configuration of the ADSP-BF538F EZ-KIT Lite.
- "Installation and Session Startup" on page 1-5 Instructs how to start a new or open an existing ADSP-BF538F EZ-KIT Lite session using VisualDSP++.
- "Evaluation License Restrictions" on page 1-7 Describes the restrictions of the VisualDSP++ demo license shipped with the EZ-KIT Lite.
- "Memory Map" on page 1-7 Defines the ADSP-BF538F EZ-KIT Lite board's memory map.
- "SDRAM Interface" on page 1-8. Defines the register values to configure the on-board SDRAM.
- "Flash Memory" on page 1-10 Describes the internal and external flash memory.

- "CAN Interface" on page 1-11 Describes the on-board Controller Area Network (CAN) interface.
- "ELVIS Interface" on page 1-12 Describes the on-board National Instruments Educational Laboratory Virtual Instrumentation Suite (NI ELVIS) interface.
- "Audio Interface" on page 1-12 Describes the on-board audio circuit.
- "LEDs and Push Buttons" on page 1-13 Describes the board's general-purpose IO pins and buttons.
- "Example Programs" on page 1-14 Provides information about example programs included in the ADSP-BF538F EZ-KIT Lite evaluation system.
- "Background Telemetry Channel" on page 1-14 Highlights the advantages of the background telemetry channel (BTC) feature of VisualDSP++.

For information on the graphical user interface, including the boot loading, target options, and other facilities of the EZ-KIT Lite system, refer to the online Help.

For more detailed information about programming the ADSP-BF538F Blackfin processor, see the documents referred to as "Related Documents".

Package Contents

Your ADSP-BF538F EZ-KIT Lite evaluation system package contains the following items.

- ADSP-BF538F EZ-KIT Lite board
- VisualDSP++ Installation Quick Reference Card
- CD containing:
 - ✓ VisualDSP++ software
 - → ADSP-BF538F EZ-KIT Lite debug software
 - ✓ USB driver files
 - Example programs
 - ADSP-BF538F *EZ-KIT Lite Evaluation System* Manual (this document)
- Universal 7V DC power supply
- 6-foot 3.5 mm male-to-male audio cable
- 3.5 mm headphones
- 10-foot USB 2.0 cable

If any item is missing, contact the vendor where you purchased your EZ-KIT Lite or contact Analog Devices, Inc.

Default Configuration

The ADSP-BF538F EZ-KIT Lite board is designed to run outside your personal computer as a stand-alone unit. You do not have to open your computer case.

The EZ-KIT Lite evaluation system contains ESD (electrostatic discharge) sensitive devices. Electrostatic charges readily accumulate on the human body and equipment and can discharge without detection. Permanent damage may occur on devices subjected to high-energy discharges. Proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Store unused EZ-KIT Lite boards in the protective shipping package.

When removing the EZ-KIT Lite board from the package, handle the board carefully to avoid the discharge of static electricity, which may damage some components. Figure 1-1 shows the default jumper settings, switches, connector locations, and LEDs used in installation. Confirm that your board is in the default configuration before using the board.



Figure 1-1. EZ-KIT Lite Hardware Setup

Installation and Session Startup

- **(i)**
- For correct operation, install the software and hardware in the order presented in the *VisualDSP++ Installation Quick Reference Card*.
- 1. Verify that the yellow USB monitor LED (ZLED3, located near the USB connector) is lit. This signifies that the board is communicating properly with the host PC and is ready to run VisualDSP++.
- 2. If you are running VisualDSP++ for the first time, navigate to the VisualDSP++ environment via the **Start** ->**Programs** menu.

The main window appears. Note that VisualDSP++ does not connect to any session. Skip the rest of this step to step 3.

If you have run VisualDSP++ previously, the last opened session appears on the screen. You can override the default behavior and force VisualDSP++ to start a new session by pressing and holding down the **Ctrl** key while starting VisualDSP++. Do not release the **Ctrl** key until the **Session Wizard** appears on the screen. Go to step 4.

- 3. To connect to a new EZ-KIT Lite session, start **Session Wizard** by selecting one of the following.
 - From the Session menu, New Session.
 - From the Session menu, Session List. Then click New Session from the Session List dialog box.
 - From the Session menu, Connect to Target.
- 4. The **Select Processor** page of the wizard appears on the screen. Ensure **Blackfin** is selected in **Processor family**. In **Choose a target processor**, select **ADSP-BF538F**. Click **Next**.

- 5. The **Select Connection Type** page of the wizard appears on the screen. Select **EZ-KIT Lite** and click **Next**.
- 6. The Select Platform page of the wizard appears on the screen. In the Select your platform list, select ADSP-BF538F EZ-KIT Lite via Debug Agent. In Session name, highlight or specify the session name.

The session name can be a string of any length; although, the box displays approximately 32 characters. The session name can include space characters. If you do not specify a session name, VisualDSP++ creates a session name by combining the name of the selected platform with the selected processor. The only way to change a session name later is to delete the session and to open a new session.

Click Next.

- 7. The **Finish** page of the wizard appears on the screen. The page displays your selections. If you are satisfied, click **Finish**. If not, click **Back** to make changes.
- To disconnect from a session, click the disconnect button or select Session->Disconnect from Target.

To delete a session, select **Session** –> **Session List**. Select the session name from the list and click **Delete**. Click **OK**.

Evaluation License Restrictions

The ADSP-BF538F EZ-KIT Lite installation is part of the VisualDSP++ installation. The EZ-KIT Lite is a licensed product that offers an unre-stricted evaluation license for the first 90 days. Once the initial unrestricted 90-day evaluation license expires:

- VisualDSP++ allows a connection to the ADSP-BF538F EZ-KIT Lite via the USB debug agent interface only. Connections to simulators and emulation products are no longer allowed.
- The linker restricts a users program to 20 KB of internal memory for code space with no restrictions for data space.

The EZ-KIT Lite hardware must be connected and powered up to use VisualDSP++ with a valid evaluation or permanent license.

Refer to the *VisualDSP++ Installation Quick Reference Card* for details.

Memory Map

The ADSP-BF538F processor has internal SRAM that can be used for instruction or data storage. SRAM configuration details can be found in the *ADSP-BF538/ADSP-BF538F Blackfin Processor Hardware Reference*.

The ADSP-BF538F EZ-KIT Lite board includes two types of external memory: SDRAM and flash.

The size of SDRAM is 64 Mbytes (32M x 16-bit). The processor's memory select pin, ~SMSO, is configured for SDRAM.

The size of the external flash memory is 4 Mbytes (2M x 16-bits), and the size of the internal flash memory is 1 Mbyte. The processor's asynchronous memory select pins (~AMS3-0) are configured for flash memory. Any of the ~AMS signals can be mapped to internal or external flash memory.

Star	t Address	End Address	Content
External Memory	0x0000 0000	0x03FF FFFF	SDRAM bank 0 (SDRAM). See "SDRAM Inter- face" on page 1-8.
	0x2000 0000	0x200F FFFF	ASYNC memory bank 0. See "Flash Memory" on page 1-10.
	0x2010 0000	0x201F FFFF	ASYNC memory bank 1. See "Flash Memory" on page 1-10.
	0x2020 0000	0x202F FFFF	ASYNC memory bank 2. See "Flash Memory" on page 1-10.
	0x2030 0000	0x203F FFFF	ASYNC memory bank 3. See "Flash Memory" on page 1-10.
	All othe	r locations	Not used
Internal	0xFF80 0000	0xFF80 3FFF	Data bank A SRAM 16 KB
Memory	0xFF80 4000	0xFF80 7FFF	Data bank A SRAM/CACHE 16 KB
	0xFF90 0000	0xFF90 7FFF	Data bank B SRAM 16 KB
	0xFF90 4000	0xFF90 7FFF	Data bank B SRAM/CACHE 16 KB
	0xFFA0 0000	OxFFAO 7FFF	Instruction bank A SRAM 32 KB
	0xFFA1 0000	OxFFA1 3FFF	Instruction bank B SRAM 16 KB
	0xFFA0 8000	OxFFAO BFFF	Instruction SRAM/CACHE 16 KB
	0xFFB0 0000	OxFFBO OFFF	Scratch pad SRAM 4 KB
	0xFFC0 0000	OxFFDF FFFF	System MMRs 2 MB
	0xFFE0 0000	OxFFFF FFFF	Core MMRs 2 MB
	All othe	r locations	Reserved

Table 1-1.	EZ-KIT	Lite	Evaluation	Board	Memory	Map
		LILU	Litulution	Douru	memory	mup

SDRAM Interface

The three SDRAM control registers must be initialized in order to use the MT48LC32M8A2 32M x 16 bits (64 MB) SDRAM memory. When you are in a VisualDSP++ session and connect to the EZ-KIT Lite board, the

SDRAM registers are configured automatically through the debugger each time the processor is reset. The values in Table 1-2 are used whenever SDRAM bank 0 is accessed through the debugger (for example, when viewing memory windows or loading a program). The numbers were derived for maximum flexibility and work for a system clock frequency between 54 MHz and 133 MHz.

Register	Value	Function
EBI U_SDGCTL	0x0091998D	Calculated with SCLK = 133 MHz 16-bit data path External buffering timing disabled $t_{WR} = 2$ SCLK cycles $t_{RCD} = 3$ SCLK cycles $t_{RP} = 3$ SCLK cycles $t_{RAS} = 6$ SCLK cycles pre-fetch disabled CAS latency = 3 SCLK cycles SCLK1 disabled
EBI U_SDBCTL	0x0000025	Bank 0 enabled Bank 0 size = 64 MB Bank 0 column address width = 10 bits
EBI U_SDRRC	0x000003A0	Calculated with SCLK = 54 MHz RDI V = 416 clock cycles

Table 1-2. EZ-KIT Lite Session SDRAM Default Settings¹

1 54 MHz <=SCLK <= 133 MHz.

To re-write the EBIU_SDGCTL register within the user code, first, place the chip in self-refresh (see the *ADSP-BF538/ADSP-BF538F Blackfin Processor Hardware Reference*). Clearing the appropriate checkbox on the **Target Options** dialog box, which is accessible through the **Settings** pull-down menu, disables the automatic and allows manual configuration. For more information, see online Help.

Automatic configuration of SDRAM is not optimized for any SCLK frequency. Table 1-3 shows optimized configuration for the SDRAM registers using a 125 MHz and 133 MHz SCLK. Only the EBIU_SDRRC register needs to be modified in the user code to achieve maximum performance.

Register	SCLK = 133 MHz (CCLK = 400 MHz)	SCLK = 125 MHz (CCLK = 500 MHz)
EBI U_SDGCTL	0x0091 998D	0x0091 998D
EBI U_SDBCTL	0x0000 0025	0x0000 0025
EBI U_SDRRC	0x0000 0408	0x0000 03A0

Table	1-3.	SDRAM	Optimum	Settings

An example program is included in the EZ-KIT Lite installation directory to demonstrate the SDRAM memory setup.

Flash Memory

The flash memory interface of the ADSP-BF538F EZ-KIT Lite can connect to an external 4 MB (2M x 16-bits) ST Micro M29W320 device or the 1 MB internal flash memory. The size and connections of flash memory are controlled by the flash address range switch (SW6) and the flash chip enable (FCE) switch (SW14). See "Flash Enable Switch (SW6)" on page 2-11 and "FCE Enable Switch (SW14)" on page 2-12.

The default for the SW6 switch is all positions ON, which allows the user to have access to the full 4 MB of the external flash memory. The default for the SW14 switch is all positions OFF, which allows the user to have access to the full 4 MB of the external flash memory. Each ~AMS signal accounts for 1 MB of flash memory. The amount of available flash memory decreases as ~AMS signals are turned OFF.

Example code is provided in the EZ-KIT Lite installation directory to demonstrate how to program flash memory.

Table 1-4 shows a sample value for the asynchronous memory configura-tion register, EBI U_AMBCTLO.

Table 1-4. Asynchronous Memory Control Register Setting Example

Register	Value	Function
EBI U_AMBCTLO	0x7BB07BB0	Timing control for banks 1 and 0

CAN Interface

The Controller Area Network interface contains a Philips TJA1041 high-speed CAN transceiver. The PD9 programmable flag connects to the error and power-on indication output (ERR). The PC1 of the processor connects to the receive data output (RXD), and PC0 connects to the transmit data input (TXD).

The CAN interface can be disconnected from the processor by turning positions 1 though 4 of the SW2 switch OFF. When in the OFF position, the signals can be used elsewhere on the board. See "CAN Enable Switch (SW2)" on page 2-10 for more information.

The CAN interface contains two 4-position modular connectors (see "CAN Connectors (J5 and J11)" on page 2-21).

Example programs are included in the EZ-KIT Lite installation directory to demonstrate CAN circuit operation.

ELVIS Interface

This EZ-KIT Lite board contains the National Instruments ELVIS interface. The interface features the DC voltage and current measurement modules, oscilloscope and bode analyzer modules, function generator, arbitrary waveform generator, and digital IO.

The ELVIS interface is a NI LabVIEW-based design and prototype environment for university science and engineering laboratories. The ELVIS interface consists of the LabVIEW-based virtual instruments, a multifunction data acquisition (DAQ) device, and a custom-designed bench-top workstation and prototype board. This combination provides a ready-to-use suite of instruments found in most educational laboratories. Because the interface is based on the LabVIEW and provides complete data acquisition and prototyping capabilities, the system is ideal for academic coursework that range from lower-division classes to advanced project-based curriculums.

For more information on ELVIS and example demonstration programs, visit National Instruments Web site at www.ni.com.

Audio Interface

The audio circuit of the EZ-KIT Lite consists of an AD1871 analog-to-digital converter (ADC) and an AD1854 digital-to-analog converter (DAC). The audio circuit provides one channel of stereo input and one channel of stereo output via 3.5 mm stereo jacks. The SPORTO interface of the processor is linked with the stereo audio data input and output pins of the audio circuit. The frame sync and bit clocks are generated from the ADC and feed to the processor because the ADC is operating in master mode. The audio interface samples data at a 48 kHz sample rate. The serial data interface operates in 2-wire interface (TWI) mode and connects to SPORTO of the processor.

The audio interface can be disconnected from the SPORTO by turning positions 1 and 5 of the SW7 switch OFF. When in the OFF position, the SPORTO signals can be used on the SPORTO connector (P6) or on the expansion interface (see "SPORTO and SPORT1 Connectors (P6 and P7)" on page 2-23 and "Audio Enable Switch (SW7)" on page 2-12 for more information).

Example programs are included in the EZ-KIT Lite installation directory to demonstrate audio circuit operation.

LEDs and Push Buttons

The EZ-KIT Lite provides four push buttons and five LEDs for general-purpose IO.

The five LEDs, labeled LED2 through LED6, are accessed via the PC5–9 processor pins. For information on how to program the pins, refer to the *ADSP-BF538/ADSP-BF538F Blackfin Processor Hardware Reference*.

The four general-purpose push button are labeled SW10 through SW13. A status of each individual button can be read through the processor's programmable flag inputs, PFO-3. The signal reads 1 when a corresponding switch is being pressed-on. When the switch is released, the signal reads 0. A connection between the push button and programmable flag input is established through the DIP switch, SW5. See "LEDs and Push Buttons" on page 2-17 for details.

An example program is included in the EZ-KIT Lite installation directory to demonstrate functionality of the LEDs and push buttons.

Example Programs

Example programs are provided with the ADSP-BF538F EZ-KIT Lite to demonstrate various capabilities of the evaluation board. These programs are installed with the EZ-KIT Lite software and can be found in the <install_path>\Blackfin\Examples\ADSP-BF538F EZ-KIT Lite VisualDSP++ directory. Please refer to the readme file provided with each example for more information.

Background Telemetry Channel

The ADSP-BF538F USB debug agent supports the background telemetry channel (BTC), which facilitates data exchange between VisualDSP++ and the processor without interrupting processor execution.

The BTC allows you to view a variable as it is updated or changed, all while the processor continues to execute. For increased performance of the BTC, including faster reading and writing, please check our latest line of Blackfin processor emulators at:

http://www.analog.com/processors/blackfin/evaluationDevelopment/crosscore/. For more information about the background telemetry channel, see the *VisualDSP++ User's Guide* or online Help.
2 ADSP-BF538F EZ-KIT LITE HARDWARE REFERENCE

This chapter describes the hardware design of the ADSP-BF538F EZ-KIT Lite board. The following topics are covered.

- "System Architecture" on page 2-2 Describes the ADSP-BF538F EZ-KIT Lite board configuration and explains how the board components interface with the processor.
- "Jumper and Switch Settings" on page 2-9 Shows the locations and describes the configuration jumpers and switches.
- "LEDs and Push Buttons" on page 2-17 Shows the locations and describes the LEDs and push buttons.
- "Connectors" on page 2-20 Shows the locations and provides part numbers for the on-board connectors. In addition, the manufacturer and part number information is provided for the mating parts.

System Architecture

This section describes the processor's configuration on the EZ-KIT Lite board.



Figure 2-1. System Architecture

This EZ-KIT Lite is designed to demonstrate capabilities of the ADSP-BF538F Blackfin processor. The processor has an IO voltage of 3.3V. The core voltage of the processor is supplied by the internal voltage regulator.

The core voltage and the core clock rate can be set on the fly by the processor. The input clock is 25 MHz. A 32.768 kHz crystal supplies the real-time clock (RTC) inputs of the processor. The default boot mode for the processor is flash boot. See "Boot Mode Select Switch (SW3)" on page 2-13 for information about changing the default boot mode.

External Bus Interface Unit

The external bus interface unit (EBIU) connects external memory to the ADSP-BF538F processor. The unit includes a 16-bit wide data bus, an address bus, and a control bus. On the EZ-KIT Lite, the EBIU connects to the SDRAM, flash memory, and expansion interfaces.

The 64 Mbytes (32M x 16 bits) of SDRAM connect to the synchronous memory select 0 pin (~SMSO). Refer to "SDRAM Interface" on page 1-8 for information about SDRAM configuration. Note that SDRAM clock is the processor's clock out (CLK OUT), which must not exceed 133 MHz.

The flash memory device connects to the asynchronous memory select signals, ~AMS3 through ~AMS0. The device provides a total of 4 MB of external flash memory or 1 MB of internal flash memory. The processor can use flash memory for both booting and storing information during a standard mode of operation. Refer to "Flash Memory" on page 1-10 for details.

All of the address, data, and control signals are available externally via the expansion interface (J1-3). The pinout of these connectors can be found in "ADSP-BF538F EZ-KIT Lite Schematic" on page B-1.

SPORTO Interface

SPORTO connects to the audio circuit, SPORTO connector (P6), and expansion interface. The audio circuit uses the primary data transmit and receive pins to input and output data from the audio input and outputs.

SPORT1 and SPORT2 of the processor connect to the SPORT connectors (P3 and P4) and expansion interface.

The pinout of the SPORT interface and expansion interface connectors can be found in "ADSP-BF538F EZ-KIT Lite Schematic" on page B-1.

SPI Interface

The serial peripheral interface (SPI) of the processor connects to the SPI connectors (P1, P2, and P9) and expansion interface.

UART Interface

The UART interface of the processor connects to the UART connectors (P12, P14, and P15) and expansion interface.

Programmable Flags

The processor has 53 general-purpose input/output (GPIO) signals spread across four ports (PC, PD, PE, and PF). The pins are multi-functional and depend on the processor setup. Table 2-1 shows how the programmable flag pins are used on the EZ-KIT Lite.

Table 2-1	Programmable	Flag	Connections
-----------	--------------	------	-------------

Processor Pin	Other Processor Function	EZ-KIT Lite Function
PCO	CANTX	UARTO CTS/CAN transmit
PC1	CANRX	UARTO CTS/CAN receive

Processor Pin	Other Processor Function	EZ-KIT Lite Function
PC5		LED (LED2) or ELVI S_PF1. See "LED and Push Button Locations" on page 2-17 and "Push Button Enable Switch (SW5)" on page 2-11 for information on how to disable the push button.
PC6		LED (LED3) or ELVI S_PF2. See "LED and Push Button Locations" on page 2-17 and "Push Button Enable Switch (SW5)" on page 2-11 for information on how to disable the push button.
PC7		LED (LED4) or ELVI S_PF5. See "LED and Push Button Locations" on page 2-17 and "Push Button Enable Switch (SW5)" on page 2-11 for information on how to disable the push button.
PC8		LED (LED5) or ELVI S_PF6. See "LED and Push Button Locations" on page 2-17 and "Push Button Enable Switch (SW5)" on page 2-11 for information on how to disable the push button.
PC9		LED (LED6) or ELVI S_PF7. See "LEDs and Push Buttons" on page 1-13 and "Push But- ton Enable Switch (SW5)" on page 2-11 for information on how to disable the push but- ton.
PDO	MOSI 1	Not used
PD1	MI SO1	Not used
PD2	SCK1	Not used
PD3	SPI 1SS	Not used
PD4	SPI 1SEL	AUDI O_RESET
PD5	MOSI 2	Not used
PD6	MI SO2	Not used

Table 2-1. Programmable Flag Connections (Cont'd)

Processor Pin	Other Processor Function	EZ-KIT Lite Function
PD7	SCK2	PPI_DIR_CTL (for AV-Extender [®])
PD8	SPI 2SS	PPI_CLK_SEL (for AV-Extender)
PD9	SPI 2SEL	CAN_ERR
PD10	RX1	Not used
PD11	TX1	Not used
PD12	RX2	Not used
PD13	TX2	Not used
PEO	RSCLK2	Not used
PE1	RFS2	Not used
PE2	DR2PRI	Not used
PE3	DR2SEC	Not used
PE4	TSCLK2	Not used
PE5	TFS2	Not used
PE6	DT2PRI	Not used
PE7	DT2SEC	Not used
PE8	RSCLK3	Not used
PE9	RFS3	Not used
PE10	DR3PRI	Not used
PE11	DR3SEC	Not used
PE12	TSCLK3	Not used
PE13	TFS3	Not used
PE14	DT3PRI	Not used
PE15	DT3SEC	Not used

Table 2-1. Programmable Flag Connections (Cont'd)

Processor Pin	Other Processor Function	EZ-KIT Lite Function
PFO	SPI SS	Push button (SW13). See "Programmable Flag Push Buttons (SW10–13)" on page 2-18.
PF1	SPI OSEL1/TMRCLK	Push button (SW12). See "Programmable Flag Push Buttons (SW10–13)" on page 2-18.
PF2	SPI 0SEL2	Push button (SW11). See "Programmable Flag Push Buttons (SW10–13)" on page 2-18.
PF3	PPI_FS3/SPI OSEL3	Push button (SW10). See "Programmable Flag Push Buttons (SW10–13)" on page 2-18.
PF4	PPI_D15/SPI 0SEL4	Not used
PF5	PPI_D14/SPI 0SEL5	Not used
PF6	PPI_D13/SPI OSEL6	Not used
PF7	PPI_D12/SPI OSEL7	Not used
PF8	PPI_D11	Not used
PF9	PPI_D10	Not used
PF10	PPI_D9	Not used
PF11	PPI_D8	Not used
PF12	PPI_D7	Not used
PF13	PPI_D6	Not used
PF14	PPI_D5	No used
PF15	PPI_D4	Not used

Table 2-1. Programmable Flag Connections (Cont'd)

UART Port

The universal asynchronous receiver/transmitter (UART) port of the processor connects to the ADM3202 RS-232 line driver as well as to the expansion interface. The RS-232 line driver connects to the DB9 female connector, providing an interface to a PC and other serial devices.

Expansion Interface

The expansion interface consists of three 90-pin connectors. Table 2-2 shows the interfaces each connector provides. For the exact pinout of the connectors, refer to "ADSP-BF538F EZ-KIT Lite Schematic" on page B-1. The mechanical dimensions of the connectors can be obtained from Technical or Customer Support.

Analog Devices offers many EZ-Extender products that plug on to the expansion interface. For more information on these products, visit the Analog Devices Web site at www. analog.com.

Connector	Interfaces
J1	5V, GND, address, data, PPI
J2	3.3V, GND, SPI, NMI, TMR2-0, SPORTO, SPORT1, PF15-0, EBUI control signals
J3	5V, 3.3V, GND, UART, flash IO, reset, audio control signals

Table 2-2. Expansion Interface Connectors

Limits to the current and to the interface speed must be taken into consideration when using the expansion interface. The maximum current limit is dependent on the capabilities of the used regulator. Additional circuitry also can add extra loading to signals, decreasing their maximum effective speed.



Analog Devices does not support and is not responsible for the effects of additional circuitry.

JTAG Emulation Port

The JTAG emulation port allows an emulator to access the processor's internal and external memory through a 6-pin interface. The JTAG emulation port of the processor connects also to the USB debugging interface. When an emulator connects to the board at ZP4, the USB debugging interface is disabled. See "JTAG Connector (ZP4)" on page 2-23 for more information about the connector.

To learn more about available emulators, contact Analog Devices (see "Processor Product Information").

Jumper and Switch Settings



The jumper and switch locations are shown in Figure 2-2.

Figure 2-2. Jumper and Switch Locations

CAN Enable Switch (SW2)

The Controller Area Network (CAN) enable switch (SW2) disconnects CAN signals from the GPIO pins of the processor. When the SW2 switch is in the OFF position, the associated GPIO signals (see Table 2-3) can be used on the expansion interface.

CAN Signal	SW2 Switch Position (Default)	Processor Signal	
ENABLE	1 (ON)	NU	
STANDBY	2 (ON)	NU	
ERROR	3 (ON)	PD9	
RECEIVE DATA	4 (ON)	PC1	

Table 2-3. CAN Enable Switch (SW2)

UART Enable Switch (SW4)

The UART enable switch (SW4) disconnects UART signals from the GPIO pins of the processor. When the switch is in the OFF position, the associated GPIO signals (see Table 2-4) can be used on the expansion interface.

Table 2-4. UART Enable Switch (SW4)

EZ-KIT Lite Signal	SW4 Switch Position (Default)	Processor Signal
CTS	1 (ON)	PCO
RXO	2 (ON)	NU
RTS	3 (ON)	PC1
LOOPBACK	4 (OFF)	NU

Push Button Enable Switch (SW5)

The push button enable switch (SW5) disconnects the associated signal and the push button circuit drivers from the GPIO pins of the processor. When the SW5 switch is in the OFF position, the GPIO signal (see Table 2-5) can be used on the expansion interface.

Push Button	SW5 Switch Position (Default)	Processor Signal
PB1 (SW13)	1 (ON)	PF0
PB2 (SW12)	2 (ON)	PF1
PB3 (SW11)	3 (ON)	PF2
PB4 (SW10)	4 (ON)	PF3

Table 2-5. Push Button Enable Switch (SW5)

Flash Enable Switch (SW6)

The flash enable switch (SW6) disconnects the ~AMS signals from the external flash memory, allowing other devices to utilize the signals via the expansion interface. For each switch listed in Table 2-6 that is turned OFF, the size of available flash memory is reduced by 1 MB.

Processor Signal	SW6 Switch Position (Default)	
~AMSO	1 (ON)	
~AMS1	2 (ON)	
~AMS2	3 (ON)	
~AMS3	4 (ON)	

Table 2-6. Flash Enable Switch (SW6)

FCE Enable Switch (SW14)

The flash chip enable (FCE) switch (SW14) selects which ~AMS signals connect to the internal flash memory. Since the internal memory is 1 MB, only one ~AMS signal must be connected at a time. For each switch listed in Table 2-7 that is turned ON, the size of available flash memory is reduced by 1 MB.

Processor Signal SW14 Switch Position (Default	
~AMSO	1 (OFF)
~AMS1	2 (OFF)
~AMS2	3 (OFF)
~AMS3	4 (OFF)

Table 2-7. FCE Enable Switch (SW14)

Audio Enable Switch (SW7)

The audio enable switch (SW7) disconnects the audio signals from the processor (positions 1–5) and determines how the clock for the audio circuit generates and connects (positions 6–8). Position 8 determines if the ADC is in master or slave mode. When in master mode (position 8 is ON), the ADC generates the clock. When in slave mode (position 8 is OFF), the processor generates the clock. Positions 6 and 7 connect together the transmit and receive clocks (see Table 2-8).

Table 2-8.	Audio	Enable	Switch	(SW7)	į
------------	-------	--------	--------	-------	---

EZ-KIT Lite Signal	SW7 Switch Position (Default)	Processor Signal
DROPRI	1 (ON)	DROPRI
RSCLKO	2 (ON)	RSCLKO
RFSO	3 (ON)	RFSO

EZ-KIT Lite Signal	SW7 Switch Position (Default)	Processor Signal
TSCLKO	4 (ON)	TSCLKO
TFSO	5 (ON)	TFSO
Clock loopback	6 (ON)	NU
FS loopback	7 (ON)	NU
ADC master/slave	8 (ON)	NU

Table 2-8. Audio Enable Switch (SW7) (Cont'd)

Boot Mode Select Switch (SW3)

The rotary switch (SW3) determines the boot mode of the processor. Table 2-9 shows the available boot mode settings. By default, the ADSP-BF538F processor boots from the on-board flash memory.

Table 2-9. Boot Mode Select Switch (SW3)

SW3 Position 1	SW3 Position 2	Processor Boot Mode
ON	ON	Execute from 16-bit external memory
OFF	ON	Boot from 16-bit flash memory (default)
OFF	ON	Boot from SPI serial master
OFF	OFF	Boot from SPI serial slave

PPI Direction Control (JP1)

The PPI direction control jumper (JP1) is used when the board connects to a Blackfin AV EZ-Extender. JP1 allows the GPIO signal PD7 to control the direction of the PPI bus via a software flag. The default is positions 1 and 2. When connected to the extender, JP1 must be placed in positions 2 and 3.

UART Loop Jumper (JP9)

The UART loop jumper (JP9) is for looping the transmit and receive signals. The default is OFF.

ELVIS Oscilloscope Configuration Switch (SW1)

The oscilloscope configuration switch (SW1) determines which audio circuit signals connect to channels A and B of the oscilloscope. The switch is used when the board connects to the Educational Laboratory Virtual Instrumentation Suite (ELVIS) station (see "ELVIS Interface" on page 1-12). Each channel must have only one signal selected at a time (see Table 2-10).

Channel	SW1 Switch Position (Default)	Audio Circuit Signal
А	1 (OFF)	AMP_LEFT_IN
А	2 (OFF)	AMP_RI GHT_I N
А	3 (OFF)	LEFT_OUT
А	4 (OFF)	RI GHT_OUT
В	5 (OFF	AMP_LEFT_IN
В	6 (OFF)	AMP_RI GHT_I N
В	7 (OFF)	LEFT_OUT
В	8 (OFF)	RI GHT_OUT

Table 2-10. Oscilloscope Configuration Switch (SW1)

ELVIS Function Generator Configuration Switch (SW8)

The function generator configuration switch (SW8) controls signals connecting to the left and right input signals of the audio interface. The SW8 switch is used when the board connects to the ELVIS station (see "ELVIS Interface" on page 1-12). Each channel must have only one signal selected at a time, as described in Table 2-11.

Channel	SW8 Switch Position (Default)	Audio Circuit Signal
AMP_LEFT_IN	1 (ON)	LEFT_IN
AMP_RI GHT_I N	2 (ON)	RI GHT_I N
AMP_LEFT_IN	3 (OFF)	DACO
AMP_RI GHT_I N	4 (OFF)	DAC1
AMP_LEFT_IN	5 (OFF)	FUNCT_OUT
AMP_RIGHT_IN	6 (OFF)	FUNCT_OUT

 Table 2-11. Function Generator Configuration Switch (SW8)

ELVIS Voltage Selection Jumper (JP6)

The ELVIS voltage selection jumper (JP6) is used to select the power source for the EZ-KIT Lite. In a standard mode of operation, the board receives its power from an external power supply. When JP6 is installed, the board is powered from an ELVIS station, and no external power supply is required. The jumper setting is shown in Table 2-12.

Table 2-12. ELVIS Voltage Selection Jumper (JP6)

JP6 Setting	Mode
OFF	Powered from an external power supply (default)
ON	Powered from an ELVIS station

The external power supply must be disconnected from the board when JP6 is installed. Otherwise, the power supply can cause damage to the EZ-KIT Lite board and ELVIS unit.

ELVIS Select Jumper (JP8)

The ELVIS select jumper (JP8) configures the EZ-KIT Lite's connection to an ELVIS station (see "ELVIS Interface" on page 1-12). When JP8 is installed, the connections to the push buttons and LED are re-directed to the ELVIS station, instead of the processor. The jumper setting is shown in Table 2-13.

Table 2-13.	ELVIS	Select	Jumper	(JP8)
-------------	-------	--------	--------	-------

JP8 Setting	Mode
OFF	Not connected to an ELVIS station (default)
ON	Connected to an ELVIS station

LEDs and Push Buttons

This section describes functionality of the LEDs and push buttons. Figure 2-3 shows the locations of the LEDs and push buttons.



Figure 2-3. LED and Push Button Locations

Reset Push Button (SW9)

The RESET push button resets all of the ICs on the board. One exception is the USB interface chip. The chip is not being reset when the push button is pressed after the USB cable has been plugged in and communication with the PC has been initialized correctly. After USB communication has been initialized, the only way to reset the USB chip is by powering down the board.

Programmable Flag Push Buttons (SW10–13)

Four push buttons, SW10–13, are provided for general-purpose user input. The buttons connect to the PFO-3 programmable flag pins of the processor. The push buttons are active high and, when pressed, send a high (1) to the processor. Refer to "LEDs and Push Buttons" on page 1-13 for more information on how to use the flags to program the processor. The push button enable switch (SW5) is capable of disconnecting the push buttons from its corresponding PF signal (refer to "Push Button Enable Switch (SW5)" on page 2-11). The programmable flag signals and associated switches are shown in Table 2-14.

Processor Programmable Flag Pin	Push Button Reference Designator
PFO	SW13
PF1	SW12
PF2	SW11
PF3	SW10

Table 2-14. Programmable Flag Switches

Power LED (LED7)

When $\verb|LED7|$ is lit (green), it indicates that power is being properly supplied to the board.

Reset LED (LED8)

When $\mbox{\tiny LED8}$ is lit, it indicates that the master reset of all the major ICs is active.

User LEDs (LED2-6)

Five LEDs connect to five general-purpose IO pins of the processor (see Table 2-15). The LEDs are active high and are lit by writing a 1 to the correct PC signal. Refer to "LEDs and Push Buttons" on page 1-13 for more information about how to use flash memory when programming the LEDs.

Table	2-15.	User	LEDs
-------	-------	------	------

LED Reference Designator	Processor Programmable Flag Pin
LED2	PC5
LED3	PC6
LED4	PC7
LED5	PC8
LED6	PC9

USB Monitor LED (ZLED3)

The USB monitor LED (ZLED3) indicates that USB communication has been initialized successfully, and you can connect to the processor using a VisualDSP++ EZ-KIT Lite session. This takes approximately 15 seconds. If the LED does not light, try cycling power on the board and/or re-installing the USB driver (see the *VisualDSP++ Installation Quick Reference Card*).



When VisualDSP++ is actively communicating with the EZ-KIT Lite target board, the LED can flicker, indicating communications handshake.

Connectors

This section describes the connector functionality and provides information about mating connectors. The connector locations are shown in Figure 2-4.



Figure 2-4. Connector Locations

Audio Connectors (J9 and J10)

Part Description	Manufacturer	Part Number		
3.5 mm stereo jack	A/D ELECTRONICS	ST323-5		
Mating Cable (shipped with EZ-KIT Lite)				
3.5 mm stereo interconnect cable	RANDOM	10A3-01106		
3.5 mm headphones	KOSS	UR5		

CAN Connectors (J5 and J11)

Part Description	Manufacturer	Part Number		
Modular jack	AMP	5558872-1		
Mating Cable				
4-conductor modular jack cable	L-COM	TSP3044		

RS-232 Connector (J6)

Part Description	Manufacturer	Part Number			
DB9, female, vertical mount	NORCOMP	191-009-213-L-571			
Mating Cable					
2m female-to-female cable	DIGI-KEY	AE1020-ND			

Power Connector (J7)

The power connector provides all of the power necessary to operate the EZ-KIT Lite board.

Part Description	Manufacturer	Part Number		
2.5 mm power jack	SWITCHCRAFT	RAPC712X		
Mating Power Supply (shipped with EZ-KIT Lite)				
7V power supply	CUI INC.	DMS070214-P6P-SZ		

Expansion Interface Connectors (J1-3)

Three board-to-board connector footprints provide signals for most of the processor's peripheral interfaces. The connectors are located at the bottom of the board. For more information about the interface, see "Expansion Interface" on page 2-8. For the availability and pricing of the J1, J12, and J3 connectors, contact Samtec.

Part Description	Manufacturer	Part Number
90-position 0.05" spacing, SMT	SAMTEC	SFC-145-T2-F-D-A
	Mating Connector	
90-position 0.05" spacing (through hole)	SAMTEC	TFM-145-x1 series
90-position 0.05" spacing (surface mount)	SAMTEC	TFM-145-x2 series
90-position 0.05" spacing (low cost)	SAMTEC	TFC-145 series

JTAG Connector (ZP4)

The JTAG header is the connecting point for a JTAG in-circuit emulator pod. When an emulator connects to the JTAG header, the USB debug interface is disabled.



Pin 3 is missing to provide keying. Pin 3 in the mating connector should have a plug.



When using an emulator with the EZ-KIT Lite board, follow the connection instructions provided with the emulator.

SPORTO and SPORT1 Connectors (P6 and P7)

The pinout of the P6 and P7 connectors can be found in "ADSP-BF538F EZ-KIT Lite Schematic" on page B-1.

Part Description	Manufacturer	Part Number			
IDC header	FCI	68737-434HLF			
Mating Connector					
IDC socket	DIGI-KEY	S4217-ND			

PPI Connector (P8)

The pinout of the P8 connector can be found in "ADSP-BF538F EZ-KIT Lite Schematic" on page B-1.

Part Description	Manufacturer	Part Number
IDC header	FCI	68737-440HLF
IDC socket	DIGI-KEY	S4220-ND

SPI Connector (P9)

The pinout of the P9 connector can be found in "ADSP-BF538F EZ-KIT Lite Schematic" on page B-1.

Part Description	Manufacturer	Part Number
IDC header	FCI	68737-420HLF
Mating Connector		
IDC socket	DIGI-KEY	S4210-ND

2-Wire Interface Connector (P10)

The pinout of the P10 connector can be found in "ADSP-BF538F EZ-KIT Lite Schematic" on page B-1.

Part Description	Manufacturer	Part Number			
IDC header	FCI	68737-420HLF			
Mating Connector					
IDC socket	DIGI-KEY	S4210-ND			

TIMERS Connector (P11)

The pinout of the P11 connector can be found in "ADSP-BF538F EZ-KIT Lite Schematic" on page B-1.

Part Description	Manufacturer	Part Number			
IDC header	FCI	68737-410HLF			
Mating Connector					
IDC socket	DIGI-KEY	S4205-ND			

UART1 Connector (P12)

The pinout of the P12 connector can be found in "ADSP-BF538F EZ-KIT Lite Schematic" on page B-1.

Part Description	Manufacturer	Part Number			
IDC header FCI		68737-410HLF			
Mating Connector					
IDC socket	DIGI-KEY	S4205-ND			

Connectors

A ADSP-BF538F EZ-KIT LITE BILL OF MATERIALS

The bill of materials corresponds to "ADSP-BF538F EZ-KIT Lite Schematic" on page B-1.

Ref.	Qty.	Description	Reference Designator	Manufacturer	Part Number
1	1	74LVC14A SOIC14	U37	TI	74LVC14AD
2	1	IDT74FCT3244AP Y SSOP20	U36	IDT	IDT74FCT3244APYG
3	1	SN74AHC1G00 SOT23-5	U39	TI	SN74AHC1G00DBVR
4	1	12.288MHZ OSC003	U4	DIGI-KEY	SG-8002CA-PCC-ND (12.288M)
5	1	32.768KHZ OSC008	Y2	EPSON	MC-156-32.7680KA- A0:ROHS
6	1	25MHZ OSC003	U51	DIGI-KEY	SG-8002CA-PCC-ND (25.00M)
7	5	SN74LVC1G08 SOT23-5	U22,U47-50	TI	SN74LVC1G08DBVR
8	2	MT48LC32M8A2 TSOP54	U15-16	MICRON	MT48LC32M8A2P-75
9	1	TJA1041 SOIC14	U21	PHILIPS	TJA1041T
10	1	FDS9431A SOIC8	U28	FAIRCHILD	FDS9431A
11	3	LMV722M SOIC8	U29-31	NATIONAL Semi	LMV722MNOPB
12	1	LTC3727EUH-1 VQFN32	U20	LINEAR TECH	LTC3727EUH-1PBF

Ref.	Qty.	Description	Reference Designator	Manufacturer	Part Number
13	2	FDS6990AS SOIC8	U12-13	FAIRCHILD	FDS6990AS
14	1	BF538 M29W320DB "U24"	U24	ST MICRO	M29W320DB70ZA1E
15	1	ADM708SARZ Soic8	U27	ANALOG DEVICES	ADM708SARZ
16	1	AD1854JRSZ SSOP28	U38	ANALOG DEVICES	AD1854JRSZ
17	1	AD1871YRSZ SSOP28	U33	ANALOG DEVICES	AD1871YRSZ
18	1	ADG752BRTZ Sot23-6	U6	ANALOG DEVICES	ADG752BRTZ-REEL
19	1	ADM3202ARNZ Soic16	U32	ANALOG DEVICES	ADM3202ARNZ
20	2	AD623ARMZ USOIC8	U2-3	ANALOG DEVICES	AD623ARMZ
21	2	AD820ARZ SOIC8	U11,U23	ANALOG DEVICES	AD820ARZ
22	4	ADG774ABRQZ QSOP16	U54-57	ANALOG DEVICES	ADG774ABRQZ
23	1	ADSP-BF538F MBGA316	U1	ANALOG DEVICES	ADSP-BF538BBCZ-5F8
24	5	RUBBER FOOT	M1-5	MOUSER	517-SJ-5018BK
25	1	PWR 2.5MM_JACK Con005	J7	SWITCH- CRAFT	RAPC712X
26	5	MOMENTARY SWT013	SW9-13	PANASONIC	EVQ-PAD04M
27	3	.05 45X2 CON019	J1-3	SAMTEC	SFC-145-T2-F-D-A
28	2	DIP8 SWT016	SW1,SW7	C&K	TDA08H0SB1
29	1	DIP6 SWT017	SW8	CTS	218-6LPST

ADSP-BF538F EZ-KIT Lite Bill Of Materials

Ref.	Qty.	Description	Reference Designator	Manufacturer	Part Number
30	5	DIP4 SWT018	SW2,SW4-6, SW14	ITT	TDA04HOSB1
31	1	DB9 9PIN Con038	J6	NORCOMP	191-009-213-L-571
32	2	RJ11 4PIN Con039	J5,J11	ТҮСО	5558872-1
33	1	DIP2 SWT020	SW3	C&K	TDA02H0SB1
34	3	IDC 2X1 IDC2X1	JP6,JP8-9	FCI	90726-402HLF
35	1	IDC 3X1 IDC3X1	JP1	FCI	90726-403HLF
36	2	IDC 5X2 IDC5X2	P11-12	FCI	68737-410HLF
37	1	IDC 7X2 IDC7X2	ZP4	FCI	68737-414HLF
38	4	IDC 10X2 IDC10X2	P3-4,P9-10	FCI	68737-420HLF
39	2	IDC 17X2 IDC17X2	P6-7	FCI	68737-434HLF
40	1	IDC 20X2 IDC20X2	P8	FCI	68737-440HLF
41	1	2.5A RESETABLE FUS001	F1	RAYCHEM	SMD250F-2
42	3	IDC 2PIN_JUMPER_SH ORT	SJ5-7	DIGI-KEY	S9001-ND
43	2	3.5MM Stereo_jack Con001	J9-10	A/D ELEC- TRONICS	ST-323-5
44	3	IDC 3X2 IDC3X2	P13-15	SULLINS	GEC03DAAN
45	2	IDC 6X2 IDC6X2	P1-2	FCI	68737-412HLF
46	5	YELLOW LED001	LED2-6	PANASONIC	LN1461C
47	1	0.1UF 50V 10% 0805	C116	AVX	08055C104KAT

Ref.	Qty.	Description	Reference Designator	Manufacturer	Part Number
48	1	10UF 16V 10% C	CT7	AVX	TAJC106K016R
49	6	10K 1/10W 5% 0805	R69-74	VISHAY	CRCW080510K0JNEA
50	4	100 1/10W 5% 0805	R82,R100-101, R103	VISHAY	CRCW0805100RJNEA
51	4	600 100MHZ 200MA 0603	FER1-4	DIGI-KEY	490-1014-2-ND
52	1	2A S2A DO-214AA	D4	MICRO COMM	S2A-TP
53	2	68UF 25V 20% CAP003	CT1-2	PANASONIC	EEE-FC1E680P
54	1	10UH 20% IND001	L1	TDK	445-2014-1-ND
55	1	190 100MHZ 5A FER002	FER7	MURATA	DLW5BSN191SQ2
56	1	1A ZHCS1000 SOT23-312	D5	ZETEX	ZHCS1000TA pb-free
57	5	1UF 10V 10% 0805	C131,C210,C220 -222	AVX	0805ZC105KAT2A
58	11	10UF 6.3V 10% 0805	C206-209, C212-218	AVX	080560106KAT2A
59	2	1000PF 10V 20% 0805	C119,C123	DIGI-KEY	311-1136-1-ND
60	13	0.1UF 10V 10% 0402	C55-57,C59-60, C111-115,C120, C126,C136	AVX	0402ZD104KAT2A

ADSP-BF538F EZ-KIT Lite Bill Of Materials

Ref.	Qty.	Description	Reference Designator	Manufacturer	Part Number
61	71	0.01UF 16V 10% 0402	C1-27,C30-46, C91-93,C95-97, C103-104, C107-109,C132, C137,C141, C143-147, C202-205,C211, C225-227	AVX	0402YC103KAT2A
62	28	10K 1/16W 5% 0402	R2-3,R5,R7,R9, R12-16,R24-25, R77,R79-80, R84-85,R87-90, R162,R169, R171-172,R176, R179,R182,R216	VISHAY	CRCW040210K0FKED
63	1	4.7K 1/16W 5% 0402	R4	VISHAY	CRCW04024K70JNED
64	5	0 1/16W 5% 0402	R120-121,R163, R207,R215	PANASONIC	ERJ-2GE0R00X
65	4	1.2K 1/16W 5% 0402	R10,R67-68,R175	PANASONIC	ERJ-2GEJ122X
66	6	33 1/16W 5% 0402	R1,R8,R54, R75-76,R119	PANASONIC	ERJ-2GEJ330X
67	2	18PF 50V 5% 0805	C28-29	AVX	08055A180JAT2A
68	2	100MA CMDSH-3 SOD-323	D1-2	CENTRAL SEMI	CMDSH-3-E3
69	2	100UF 10V 10% C	CT3,CT5	KOA	TMC1ACTTE107K
70	2	1000PF 50V 5% 0402	C127-128	AVX	04025C102JAT2A
71	9	0.1UF 16V 10% 0603	C64,C72-74, C87-89,C125, C130	AVX	0603YC104KAT2A
72	2	33PF 50V 5% 0603	C118,C122	PANASONIC	ECJ-1VC1H330J

Ref.	Qty.	Description	Reference Designator	Manufacturer	Part Number
73	4	0.01UF 16V 10% 0603	C50-51,C62-63	AVX	0603YC103KAT2A
74	1	4.7UF 25V 20% 0805	C110	AVX	0805ZD475KAT2A
75	2	330PF 50V 5% 0603	C79,C84	AVX	06035A331JAT2A
76	4	10K 1/10W 5% 0603	R37,R53,R81, R99	VISHAY	CRCW060310K0JNEA
77	1	10M 1/10W 5% 0603	R11	VISHAY	CRCW060310M0FNEA
78	2	100K 1/10W 5% 0603	R20,R26	VISHAY	CRCW0603100KJNEA
79	8	330 1/10W 5% 0603	R83,R91-96,R98	VISHAY	CRCW0603330RJNEA
80	5	0 1/10W 5% 0603	R27,R113,R115, R118,R168	РНҮСОМР	232270296001L
81	7	10 1/10W 5% 0603	R6,R55-57,R59, R62,R112	VISHAY	CRCW060310R0JNEA
82	2	10.0K 1/16W 1% 0603	R64,R102	DALE	CRCW060310K0FKEA
83	1	25.5K 1/16W 1% 0603	R104	DIGI-KEY	311-25.5KHRTR-ND
84	1	4700PF 16V 10% 0603	C90	DIGI-KEY	311-1083-2-ND
85	4	237.0 1/10W 1% 0603	R23,R29,R31, R33	DIGI-KEY	311-237HRTR-ND
86	2	750.0K 1/10W 1% 0603	R30,R32	DIGI-KEY	311-750KHRTR-ND
87	3	11.0K 1/10W 1% 0603	R39-40,R60	DIGI-KEY	311-11.0KHRTR-ND

ADSP-BF538F EZ-KIT Lite Bill Of Materials

Ref.	Qty.	Description	Reference Designator	Manufacturer	Part Number
88	4	5.49K 1/10W 1% 0603	R42-43,R46-47	DIGI-KEY	311-5.49KHRTR-ND
89	2	3.32K 1/10W 1% 0603	R44,R48	DIGI-KEY	311-3.32KHRTR-ND
90	2	1.65K 1/10W 1% 0603	R45,R49	DIGI-KEY	311-1.65KHRTR-ND
91	2	49.9K 1/10W 1% 0603	R38,R41	DIGI-KEY	311-49.9KHRTR-ND
92	2	604.0 1/10W 1% 0603	R50-51	DIGI-KEY	311-604HRTR-ND
93	2	90.9K 1/10W 1% 0603	R58,R63	DIGI-KEY	311-90.9KHRTR-ND
94	2	0.1 1/10W 1% 0603	R61,R148	PANASONIC	ERJ-3RSFR10V
95	2	10.0K 1/10W 1% 0603	R159-160	DIGI-KEY	311-10.0KHRTR-ND
96	8	5.76K 1/10W 1% 0603	R17-19,R21-22, R28,R34-35	DIGI-KEY	311-5.76KHRTR-ND
97	4	120PF 50V 5% 0603	C47-49,C71	AVX	06035A121JAT2A
98	12	100PF 50V 5% 0603	C52-54,C61,C65, C68,C75,C77, C81,C85,C94, C106	AVX	06035A101JAT2A
99	4	1000PF 50V 5% 0603	C66-67,C69-70	PANASONIC	ECJ-1VC1H102J
100	2	62.0 1/10W 1% 0603	R65-66	DIGI-KEY	311-62.0HRTR-ND
101	4	220PF 50V 5% 0603	C82,C86,C117, C124	PANASONIC	ECJ-1VC1H221J
102	2	680PF 50V 5% 0603	C80,C83	PANASONIC	ECJ-1VC1H681J

Ref.	Qty.	Description	Reference Designator	Manufacturer	Part Number
103	2	2200PF 50V 5% 0603	C76,C78	PANASONIC	ECJ-1VB1H222K
104	2	2.74K 1/10W 1% 0603	R36,R52	DIGI-KEY	311-2.74KHRTR-ND
105	2	15.0K 1/16W 1% 0603	R106-107	DIGI-KEY	311-15.0KHRTR-ND
106	2	27PF 50V 5% 0402	C121,C129	AVX	04025A270JAT2A
107	1	10UF 10V 10% 0805	C98	PANASONIC	ECJ-2FB1A106K
108	1	61.9K 1/16W 1% 0603	R111	PANASONIC	ERJ-3EKF6192V
109	1	105.0K 1/16W 1% 0603	R108	PANASONIC	ERJ-3EKF1053V
110	2	20.0K 1/16W 1% 0603	R109-110	PANASONIC	ERJ-3EKF2002V
111	2	8UH 20% IND008	L2-3	WURTH ELECTRON.	744392820
112	2	0.015 1W 1% 0815	R114,R116	SUSUMU	RL3720WT-015-F
113	2	10UF 16V 10% 1210	C58,C135	AVX	1210YD106KAT2A
114	1	GREEN LED001	LED7	PANASONIC	LN1361CTR
115	1	RED LED001	LED8	PANASONIC	LN1261CTR
116	2	150UF 6.3V 10% D	CT4,CT6	PANASONIC	EEFUE0J151R

ADSP-BF538F EZ-KIT LITE SCHEMATIC

В

В

А

А

2

3

	ANALOG DEVICES	20 Cotton Road Nashua, NH 03063 PH: 1-800-ANALOGD	
Title	ADSP-BF	538F EZ-KIT LITE	
Size C	Board No.	A0203-2006	Rev 1.2a
Date	10-15-2007_13:17	Sheet 1 o	f 13
		D	

D

2

3

С

U1		U1	
A[1:19] A1 N19	Y10 D0 D[0:15]		
	D1 W10 D1		CANRX/PC1 ^{B11}
A3 P19 _{A3}	D2 D2		PC4 ^{F19}
A4 P20 _{A4}	D3 ^{W9 D3}		PC5 ^{E19}
A5R19A5	D4 Y8 D4		PC6 ^{C19}
A6R20A6	D5 05	TFS0 N1	PC7 ^{D19}
A7 T19 A7	D6	DTOPRI	PC8
<u>A8 T20</u> A8	D7	DTOSEC G3DTOSEC	PC9 ^{B17}
<u>A9 U19</u> A9	D8 Te D8		
<u>A10 U20</u> A10	$D9 \frac{W6}{V}$		MOSI1/PD0
<u>A11 V19</u> A11	$D10 \frac{Y5}{W} = D11$	RFS1 K1RFS1	MISO1/PD1
A12 V2UA12	$D11 \frac{WS}{V4} D12$		SCK1/PD2
A13 W10A13	$D12 \frac{14}{12} D12$	DR1SEC	SPI1SS/PD3
A14 W2 A14	D13		SPI1SEL/PD4
A15 A16 Y19	D14 ¹⁰	TFS1 H1	MOSI2/PD5
A16 A17 Y18	D15		MISO2/PD6
A18 W16			
A18 A19 Y17			SPI2SS/PD8 SPI2SEL/PD8 C7
			BX1/PD10
			TX1/PD11
ARDY E20 ARDY		SDA1 Y16 SDA1	RX2/PD12
	SRAS ^{G20} SRAS		TX2/PD13
	SCAS ^{H19} SCAS	RX0 T1RX0	
AWE L20AWE	SWE ^{H20} SWE R8	TX0 C	EMU ^{T2}
	SCKE 220 SCKE 33 0402		TMS
ABE0 M19 ABE0~/SDQM0		MOSI0 C	TCK
ABE1 ABE1~/SDQM1	SA10 SA10	MISO0 F2MISO0	TRSTU1
	SMS SMS	SCK0 С G1	
	412		TDO
BG V14 BG			
BGH BGH	XTAL		
V5	A11		
	FRESET Y14		
R75			3.3V
33 0402			9

2

3

4



А





R77

U5

OE

GND 27MHZ 2 OSC003

VDD

OUT

В

А

В

			<u>U1</u>			
		RSCLK2/PE0	1 RSCLK2/PE0	SPISS/PF0	F1	SPISS/PF0_PB1
\sim	CANTX/PC0_CTS	RFS2/PE1	1 RFS2/PE1	SPI0SEL1/TMRCLK/PF1	E1	SPI0SEL1/TMRCLK/PF1_PB2
\rightarrow	CANRX/PC1_RTS	DR2PRI/PE2 W1	2 DR2PRI/PE2	SPI0SEL2/PF2	E2 🔶	SPI0SEL2/PF2_PB3
\sim	PC4_LED1	DR2SEC/PE3	3 DR2SEC/PE3	PPI_FS3/SPI0SEL3/PF3	B4	PPI_FS3/SPI0SEL3/PF3_PB4
\sim	PC5_LED2	TSCLK2/PE4	2 TSCLK2/PE4	PPI15/SPI0SEL4/PF4	D1	PPI15/SPI0SEL4/PF4
\sim	PC6_LED3	TFS2/PE5	3 TFS2/PE5	PPI14/SPI0SEL5/PF5	D2	PPI14/SPI0SEL5/PF5
\sim	PC7_LED4	DT2PRI/PE6 W1	3 DT2PRI/PE6	PPI13/SPI0SEL6/PF6	C1	PPI13/SPI0SEL6/PF6
\sim	PC8_LED5	DT2SEC/PE7 V1	6 DT2SEC/PE7	PPI12/SPI0SEL7/PF7	C2	PPI12/SPI0SEL7/PF7
\rightarrow	PC9_LED6	RSCLK3/PE8 U1	8 RSCLK3/PE8	PPI11/PF8	B1	PPI11/PF8
		RFS3/PE9T1	8 RFS3/PE9	PPI10/PF9	B3	PPI10/PF9
\sim	MOSI1/PD0	DR3PRI/PE10 C	8 DR3PRI/PE10	PPI9/PF10	A2	PPI9/PF10
$\overline{\bigcirc}$	MISO1/PD1	DR3SEC/PE11 P1	8 DR3SEC/PE11	PPI8/PF11	A3	PPI8/PF11
$\overline{\frown}$	SCK1/PD2		8 TSCLK3/PE12	PPI7/PF12		PPI7/PF12
$\overline{\frown}$	SPI1SS/PD3	TFS3/PE13M1	8 TFS3/PE13	PPI6/PF13	A8	PPI6/PF13
$\overline{\frown}$	SPI1SEL/PD4_AUDIO_RESET	DT3PRI/PE14	8 DT3PRI/PE14	PPI5/PF14	B7	PPI5/PF14
	MOSI2/PD5		8 DT3SEC/PE15	PPI4/PF15	A7	PPI4/P15
$\overline{\bigcirc}$	MISO2/PD6					
$\overline{\bigcirc}$	SCK2/PD7_PPI_DIR_CTL		2 TMR0	PPIO	A5	PPI0
\sim	SPI2SS/PD8_PPI_CLK_SELECT	TMR1/PPI_FS1	2 TMR1/PPI_FS1	PPI1	B5	PPI1
$\overline{\bigcirc}$	SPI2SEL/PD9_CAN_ERR		2 -TMR2/PPI_FS2	PPI2	A6	PPI2
\sim	RX1/PD10			PPI3		PPI3
$\overline{\bigcirc}$	TX1/PD11			PPI_CLK	A4	PPI_CLK
$\overline{\bigcirc}$	RX2/PD12					

D

2

3

- EMU

- TMS
- тск

>R4 >4.7K 0402






В

В

2

1

А

3

4

А

С

GND41G7 GND42G8 GND43^{G9} GND44G10 GND45 GND46G12 GND47 GND48G14 GND49H7 GND50H8 GND51 GND52H10 GND53H11 GND54H12 GND55 GND56H14 GND57 GND58 GND59 GND60 GND61 GND62 GND63 GND64 GND65 GND66 GND67 GND68K10 GND69K11 GND70 GND71 GND72K14 GND73 GND74 GND75 GND76 GND77 GND78 GND79 GND80

С



С Date

10-15-2007_13:17

D

2

1

3

1.2a

3 **of** 13

Sheet

D





А

1

2

3

4







2

3

С

U49

U48



В

А

С

D





А

4



В

С	D)

1

2





А

В



	ANALOG DEVICES	20 Cotton Road Nashua, NH 03063 PH: 1-800-ANALOGD							
Title	Title ADSP-BF538F EZ-KIT LITE								
Size	Board No.				Rev				
C		A0203-2006 1.2a							
Date	10-15-2007_13:17	Sheet	7	of	13				
		D							



с	

00	EXECUTE FROM 16-BIT EXTERNAL MEMOR	RY
01	BOOT FROM 16-BIT FLASH MEMORY	DEFAULT
10	BOOT FROM SPI SERIAL MASTER	
11	BOOT FROM SPI SERIAL SLAVE	

AGND

U11

В

А

VDDINT_SHUNT

R61 0.1 0603

 $\sim\sim\sim$

1

2

3

4

А

AGND

SHORTING JUMPER DEFAULT=NOT INSTALLED

SW8

-

0

SW8: Function Generator Switch

DIP6 SWT017

LEFT_IN

DAC0

DAC1

FUNC_OUT

RIGHT_IN

AMP_LEFT_IN

- AMP_RIGHT_IN

SW1

۰ I

۰

n

n 🛛

1

•

DIP8 SWT016

SW1: Oscilloscope Select Switch

15

ACH3+

ACH4+

AMP_LEFT_IN

LEFT_OUT

- RIGHT_OUT

 \frown

AMP_RIGHT_IN

EXPANSION INTERFACE (TYPE B)

В

А

А

1

В

С

С

Date

10-15-2007_13:17

С

D

1.2a

10 **of** 13

Sheet

D

А

2

3

4

В

С

D

2

3

_

С

В

А

А

2

1

3

4

В

SCL1 SDA1	P13 1 + 3 + 5 +	3 + 2 + 4 + 6 + 6					3
2			G 20 Cotto Nashua,	n Road NH 03063			4
	Title	ADSP- MIS	BF538F	EZ-KIT LITE ECTORS			
	Size C	Board No.	A0203	3-2006	10	Rev 1.2a	
	Date	10-15-2007_13:17		Sheet	12 of	13	ļ.
C				D			

1

А

1

2

3

4

В

А

С

D

1

2

3

С

LABEL "GND"

В

IINDEX

Numerics

2-wire interface (TWI), 1-13, 2-24

A

AD1854 digital-to-analog converter (DAC), 1 - 12AD1871 analog-to-digital converter (ADC), 1-12. 2-12 ADC master/slave modes, 2-13 AMP_LEFT_IN signal, 2-14, 2-15 AMP_RIGHT_IN signal, 2-14, 2-15 ~AMS3-0 (flash select) pins, 1-7, 2-3, 2-11, 2 - 12analog audio, See audio architecture, of this EZ-KIT Lite, 2-2 ASYNC (asynchronous memory control) external memory banks 0-3, 1-8 register, 1-11 audio circuit signals, 2-14, 2-15 codecs, See AD1854, AD1871 connectors (J9-10), 2-21 enable switch (SW7), 2-12 input configuration switch (SW8), 2-15 interface, xii, 1-12 AUDIO_RESET signal, 2-5

B

background telemetry channel (BTC), 1-14 bill of materials, A-1 board schematic (ADSP-BF538F), B-1 boot mode select switch (SW3), 2-13

С

CAN connectors (J5 and J11) enable switch (SW2), 2-10 ERR signal, 1-11, 2-6 interface, xi, 1-11 signals, 2-10 transceiver devices, -xi, 1-11 CANRX signal, 2-4 CANTX signal, 2-4 CCLK register, 1-10 clock frequency, 1-9 in (CLK IN) signal, 2-3 loopback signal, 2-13 out (CLK OUT) signal, 2-3 codecs, See AD1854, AD1871 configuration, of this EZ-KIT Lite, 1-3

INDEX

connectors diagram of locations, 2-20 J1-3 (expansion), 2-3, 2-8, 2-22 J5 and J11 (CAN), 2-21 J6 (RS-232), 2-21 J7 (power), 2-22 J9-10 (audio), 2-21 P10 (TWI), 2-24 P11 (timers), 2-24 P12 (UART1), 2-25 P3 (SPORT1), 2-4 P4 (SPORT2), 2-4 P6 (SPORT0), 1-13, 2-4, 2-23 P8 (PPI), 2-23 P9 (SPI), 2-4, 2-24 SPORT0-1 (P6-7), 2-23 ZP4 (JTAG), 2-9, 2-23 contents, of this EZ-KIT Lite package, 1-3 Controller Area Network, See CAN core voltage, 2-2 CTS signals, 2-10 customer support, xv

D

DAC1-0 signals, 2-15 data acquisition (DAQ) device, 1-12 DB9 (UART) connector, xii, 2-8 default configuration, of this EZ-KIT Lite, 1-3 DIP switch (SW5), 1-4, 1-13 DR0PRI signals, 2-12 DR2PRI signal, 2-6 DR2SEC signal, 2-6 DR3PRI signal, 2-6 DT2PRI signal, 2-6 DT2PRI signal, 2-6 DT2SEC signal, 2-6 DT3PRI signal, 2-6 DT3PRI signal, 2-6

Ε

EBIU_SDBCTL register, 1-9, 1-10 EBIU_SDGCTL register, 1-9, 1-10 EBIU_SDRRC register, 1-9, 1-10 EBUI control signals, 2-8 Educational Laboratory Virtual Instrumentation Suite interface, See ELVIS **ELVIS** interface, xi, 1-12, 2-14 select jumper (JP8), 2-16 voltage select jumper (JP6), 2-16 ELVIS_PF1-2 signals, 2-5 ELVIS_PF5-7 signals, 2-5 EN (enable control input) signals, 2-10 ERR signals, 1-11, 2-6, 2-10 example programs, 1-14 expansion interface connections, 1-13, 2-3, 2-4, 2-11 connectors (J1-3), 2-8, 2-22 external bus interface unit (EBIU), 2-3 external memory, 1-8, 2-3, 2-9

F

FCE enable switch (SW14), 2-12 features, of this EZ-KIT Lite, xi flag pins, *See* programmable flags flash memory boot mode, 2-13 connections, 2-3 enable switch (SW6), 1-10, 2-11 frame sync signals, 1-13 frequency, 1-9 FS loopback signal, 2-13 FUNCT_OUT signal, 2-15

G

general-purpose IO pins, 1-13, 2-10, 2-11, 2-19 GND signal, 2-8

Η

Help, online, xix

I

installation, of this EZ-KIT Lite, 1-5
interfaces, *See* audio, CAN, ELVIS, expansion, SDRAM
internal memory
core/system MMRs, 1-8
data banks A, B SRAM, 1-8
data banks A, B SRAM/CACHE, 1-8
instruction banks A, B SRAM, 1-8
instruction SRAM/CACHE, 1-8
reserved, 1-8
scratch pad SRAM, 1-8
via JTAG, 2-9
internal regulator, 2-2
IO voltage, 2-2

J

JTAG connector (ZP4), 2-23 emulation port, 2-9 jumpers diagram of locations, 2-9 JP1 (PPI dir control), 2-13 JP6 (ELVIS voltage), 2-16 JP8 (ELVIS select), 2-16 JP9 (UART), 2-14

L

LabVIEW virtual instruments, xi, 1-12 LEDs diagram of locations, 2-17 LED2-6 (PC5-9), 1-13, 2-19 LED7 (power), 2-18 LED8 (reset), 2-18 ZLED3 (USB monitor), 1-5, 2-19 LEFT_IN signal, 2-15 LEFT_OUT signal, 2-14 license restrictions, x, 1-7 LOOPBACK signal, 2-10

Μ

Media Instruction Set Computing (MISC), ix memory map, of this EZ-KIT Lite, 1-7 select pins, *See* ~AMS3-0, ~SMS0 Micro Signal Architecture (MSA), ix MISO2 signal, 2-5 MOSI0-1 signals, 2-5 MOSI2 signal, 2-5

Ν

notation conventions, xxi NU signal, 2-10, 2-13

0

oscilloscope configuration switch (SW1), 2-14

Р

package contents, 1-3 PB1-4 (SW13-10) push buttons, 2-11 PCx signals, *See* programmable flags PDx signals, *See* programmable flags PEx signals, *See* programmable flags PFx signals, *See* programmable flags power connector (J7), 2-22 LED (LED7), 2-18 supply, 1-3 PPI connector (P8), 2-23 direction control (JP1) jumper, 2-13 PPI_CLK_SEL signal, 2-6 PPI_D4-15 signals, 2-7 PPI_DIR_CTL signal, 2-6 PPI_FS3 signal, 2-7 programmable flags PC0 (UART transmit), 1-11, 2-4, 2-10 PC1 (UART receive), 1-11, 2-4, 2-10 PC5-9 (LED2-6), 1-13, 2-19 PD0-8 signals, 2-5 PD10-13, 2-6 PD7 (JP1), 2-13 PD9 (ERR), 1-11, 2-6, 2-10 PE0-15, 2-6 PF0-3 (SW13-10), 1-13, 2-7, 2-11, 2-18 PF4-15 (PPI), 2-7 push buttons See also switches by name (SWx) diagram of locations, 2-17

R

real-time clock (RTC), 2-3 Reduced Instruction Set Computing (RISC), ix regulators, 2-2 reset LEDs (LED8), 2-18 processor, 2-8 push button (SW9), 2-17 restriction, of the evaluation license, 1-7 RFS0 signal, 2-12 RFS2-3 signals, 2-6 RIGHT_IN signal, 2-15 RIGHT_OUT signal, 2-14 RS-232 connectors (J6), xii, 2-21 RSCLK0 signal, 2-12 RSCLK2-3 signals, 2-6 RTS signal, 2-10 RX0 signal, 2-10 RX1-2 signals, 2-6 RXDx (receive data output) signals, 1-11, 2-10

S

schematic, of ADSP-BF538F EZ-KIT Lite, B-1 SCLKx signals, 1-10, 2-5, 2-6 **SDRAM** connections, 2-3 default settings, 1-9 interface, 1-8 memory map, 1-8 optimum settings, 1-9, 1-10 serial clock (SCL) signals, 1-9 serial peripheral interface, See SPI, SPI signals ~SMS0 (SDRAM select) pin, 1-7, 2-3 SPI connector (P9), 2-24 interface, 2-4 SPI0SEL1-7 signals, 2-7 SPI1SEL signal, 2-5 SPI1SS signal, 2-5 SPI2SEL signal, 2-6 SPI2SS signal, 2-6 SPISS signal, 2-7 SPORT0 connector (P6), 2-23 interface, 1-12, 2-4, 2-8 SPORT1 connector (P7), 2-23 interface, 2-4, 2-8 SRAM, 1-7 See also internal memory startup, of this EZ-KIT Lite, 1-5 STB (standby control input) signals, 2-10 stereo input/output channels, 1-12 SW10-13 (PD13-10) push buttons, 2-7, 2-18 SW14 (FCE enable) switch, 2-12 SW1 (audio/oscilloscope) switch, 2-14 SW2 (CAN enable) switch, 1-11, 2-10 SW3 (boot mode select) switch, 2-13 SW4 (UART) switch, 2-10 SW5 (push button enable) DIP switch, 1-13, 2-11, 2-18

SW6 (flash enable) switch, 1-10, 2-11 SW7 (audio enable) switch, 1-13, 2-12 SW8 (audio input) switch, 2-15 SW9 (reset) push button, 2-17 switches *See also* switches by name (SWx) diagram of locations, 2-9 synchronous dynamic random access memory, *See* SDRAM system architecture, of this EZ-KIT Lite, 2-2 clock frequency, 1-9 clock (SCLKx) signals, 1-10, 2-5, 2-6

Т

Target Options dialog box, 1-9 TFS0 signal, 2-13 TFS2 signal, 2-6 TFS3 signal, 2-6 timers connector (P11), 2-24 TMRCLK signal, 2-7 TSCLK0 signal, 2-13 TSCLK2 signal, 2-6 TSCLK3 signal, 2-6 TWI connector (P10), 2-24 TXDx (transmit data input) signals, 1-11, 2-6

U

UART enable switch (SW4), 2-10 interface, 2-4, 2-8 loop jumper (JP9), 2-14 UART0 transmit/receive signals, 2-4 UART1 connector (P12), 2-25 universal asynchronous receiver transmitter, *See* UART USB cable, 1-3 interface, 2-9, 2-23 monitor LED (ZLED3), 2-19 user LEDs (LED2-6), 2-19

V

very-long instruction word (VLIW), ix VisualDSP++ environment, 1-5 online Help, xix voltage regulators, 2-2

Ampinters Convertioned Protessor

Embedded Processing & DSP

Wiew Cart | My Account | Log In

http://www.analog.com/processors/index.html (1 of 2)3/27/2008 3:57:38 PM

• Third Party Collaborative

Learning and Development

- Blackfin Online Learning and Development (BOLD), Workshops and Seminars, University Program and Courses Offered by Universities
- University Program

Customer Case Studies

- Biometric Access Company: Speed and Efficiency for Every Transaction with Blackfin Processor
- <u>Audi A5's In-Vehicle Audio</u>
 <u>Subsystems Being Driven by</u>
 Blackfin and SHARC Processors
- Sigma Provides Image Pipeline
 Processing Using Blackfin For
 Digital SLR

More..

White Papers

 Unifying Microarchitecture for Embedded Media Processing

More..

Privacy/Security	myAnalog	Contact ADI	Site Map	Registration	Technical Support	Terms of Use
		© 1995-200 This site is op	8 Analog Devices atimized for IE	s, Inc. All Rights Reserve 6.0+, NN 7.1, and Mo	ed. zilla .	

dies

Communities Audio

Digital Signal Processing

Embedded Processing

BUY NOW AT DISCOUNTED PRICES!

MOW.

Embedded Processing & DSP

🕎 View Cart | My Account | Log In

Home > Embedded Processing & DSP

	Contact Us	Email this Page Email this Page
Embedded Processing &	Technical Support	
DSP Home		
Blackfin		VisualDSP++ Development Software
SHARC	Analog Devices' online technical support provides 24 x / access to an extensive and growing list of application potes, technical documentation, ADI's third party developers database, and much more	<u>lest Drive</u>
TimerCliADC	application notes, technical documentation, ADI's time party developers database, and much more.	Knowledge Base
TIGETSHARC	Embedded Processing & DSP Knowledge Base	
ADSP-21xx	Use the Embedded Processing & DSP Knowledge Base to help you find answers to a broad range of	Technical Support
Technical Support	technical questions regarding our products.	Subscribe to eNewsletters
Knowledge Base	Technical Library	
Contact Technical Support	A comprehensive Embedded Processor & DSP technical library to assist you with your design projects.	Contact Embedded Processing &
Technical Library		DSP
IC Anomalies	Contact Embedded Processing & DSP	
Tools Anomalies	Complete the technical request form and submit it to our support team.	
Forums: Discussion Groups on	Part Numbering (pdf, 139,264 bytes)	Communities
the Web	View an explanation of the Embedded Processing & DSP part numbering system	Audio
Complementary Parts Guide		Audio
Part Numbering	Complementary Parts Guide	Digital Signal Processing
Learning and	View a listing of other ADI parts that are compatible with ADI Embedded Processors & DSPs.	Embedded Processing
Development	Forums: Discussion Groups on the Web	g
Purchasing Information	A listing of popular discussion groups for Embedded Processors & DSPs.	
Software and Reference	Quality	
Designs	Quality information on ADI parts including RoHS Compliance, Quality Cartificator, Reliability Data and	BUYNOW
Nows & Events	more	AT DISCOUNTED DDIGES
Incus d Lvents		AT DISCOUNTED PRICES:
	IC Anomalies	
All Product Categories	View the latest Embedded Processor and DSP anomaly sheets.	NUUW .
<u>-</u>	VisualDSP++ Tools Anomalies	Solutions/Applications
Design Center 🕨	View the latest CROSSCORE Development tools anomalies.	Audio Solutions
All Solutions/		
Applications		Automotive Solutions
Buy Online		Portable Media Player
_		More

Privacy/Security	myAnalog	Contact ADI	Site Map	Registration	Technical Support	Terms of Use			
© 1995-2008 Analog Devices, Inc. All Rights Reserved. This site is optimized for IE 6.0+, NN 7.1, and Mozilla .									

Home

Parametric Search

Replacement Parts Search We Wiew Cart | My Account | Log In \simeq Log In: myAnalog **Enter Email Address:** Streamline your research and shorten your development cycle: Do you have a password? Get the product and technical information you need, quickly No, I am a new user. and easily Yes, I have a password: Stay informed on selected product updates and status changes Choose to receive weekly email updates relevant to you Forgot your password? View a sample of myAnalog.com Keep me logged in unless I log out. Logging in is NOT required for access to the web site. All product information is available openly throughout the site.

> Access to information on the Analog Devices web site is subject to our Terms of Use. Please refer to our Privacy Policy for additional information.

Privacy/Security	myAnalog	Contact ADI	Site Map	Registration	Technical Support	Terms of Use
		© 1995-200 This site is op	08 Analog Device: otimized for IE (s, Inc. All Rights Reserv 6.0+, NN 7.1, and Mo	ed zilla.	

Converter Converter

Embedded Processing & DSP

Wiew Cart | My Account | Log In

• Third Party Collaborative

Learning and Development

- Blackfin Online Learning and Development (BOLD), Workshops and Seminars, University Program and Courses Offered by Universities
- University Program

Customer Case Studies

- Biometric Access Company: Speed and Efficiency for Every Transaction with Blackfin Processor
- <u>Audi A5's In-Vehicle Audio</u>
 <u>Subsystems Being Driven by</u>
 Blackfin and SHARC Processors
- Sigma Provides Image Pipeline
 Processing Using Blackfin For
 Digital SLR

More..

White Papers

 VisualAudio—Accelerating the Development of Embedded Audio Products

More..

Privacy/Security	myAnalog	Contact ADI	Site Map	Registration	Technical Support	Terms of Use
		© 1995-2008 This site is op	8 Analog Devices timized for IE (s, Inc. All Rights Reserve 6.0+, NN 7.1, and Moz	ed. cilla .	

Studies

Communities Audio

Digital Signal Processing

Embedded Processing

MUM.

Embedded Processing & DSP

🕎 View Cart | My Account | Log In

CONVE

Home > Embedded Processing & DSP > Technical Support

		raye $raye$ $raye$
Embedded Processing &	Technical Library	
DSP Home		VieualDSB - Development Software
Blackfin	Analog Devices provides a comprehensive technical library for each processor family to assist you with	Test Drive
SHARC	your design projects.	
TigerSHARC		Knowledge Base
ADSP-21xx	Blackfin Processors Technical Library	Technical Support
Technical Support	SHARC Processors Technical Library	Subserits to showeletters
<u>Technical Support</u>		Subscribe to enewsletters
Knowledge Base	TigerSHARC Processors Technical Library	Contact Embedded Processing &
Contact Technical Support	ADSP-21xx Processors Technical Library	<u>DSP</u>
Forums: Discussion Groups on		Communities
the Web		Audio
Complementary Parts Guide		
Part Numbering		Digital Signal Processing
Learning and		Embedded Processing
Development		
Purchasing Information		The new
Software and Reference		Blackfin [®] Processor
<u>Designs</u>		for portable.
News & Events		networked applications
		THANALOG
		► DEVICES Learn more now ►
All Product Categories		
Design Center 🕨		
All Solutions/		
Applications		
Buy Online 🕨		

Privacy/Security	myAnalog	Contact ADI	Site Map	Registration	Technical Support	Terms of Use			
© 1995-2008 Analog Devices, Inc. All Rights Reserved. This site is optimized for IE 6.0+, NN 7.1, and Mozilla .									

Embedded Processing & DSP

Wiew Cart | My Account | Log In

Home > Embedded Processing & DSP > Blackfin

Embedded Processing & DSP Home Blackfin	Blackfir	Processor Develo	opment Tools		
<u>SHARC</u>	Processor	Evaluation Platform	Emulator	Software	Third Party Tools
TigerSHARC ADSP-21xx Technical Support Learning and Development Purchasing Information	ADSP-BF522 ADSP-BF522C ADSP-BF524 ADSP-BF524C ADSP-BF526 ADSP-BF526C	TBD		- <u>VisualDSP++ 5.0</u> ¹ - <u>Free Upgrade to 5.0</u>	
Software and Reference Designs News & Events All Product Categories	ADSP-BF523 ADSP-BF523C ADSP-BF525 ADSP-BF525C ADSP-BF527 ADSP-BF527C	- <u>BF527 EZ-KIT Lite</u> Desktop Evaluation Board	 <u>USB-based Emulator</u> USB 1.1, up to 150 KB/sec <u>High Perf USB-based Emulator</u> USB 2.0, up to 1.5 MB/sec 	- <u>VisualDSP++ 5.0</u> 1 - <u>Free Upgrade to 5.0</u>	
All Solutions/ Applications Buy Online	- B D - B - B - B D - B - B - B D - B - B - B - B - B - B - B - B - B - B	 BF533 EZ-KIT Lite Desktop Evaluation Board Blackfin EZ-Extender Daughter Board Blackfin A-V EZ-Extender Daughter Board Blackfin USB-LAN EZ-Extender Daughter Board Blackfin FPGA EZ-Extender Daughter Board Blackfin Audio EZ-Extender Daughter Board Blackfin Audio EZ-Extender Daughter Board Blackfin Multimedia Starter Kit 	- <u>USB-based Emulator</u> USB 1.1, up to 150 KB/sec - <u>High Perf USB-based Emulator</u> USB 2.0, up to 1.5 MB/sec	 <u>VisualDSP++ 5.0</u>¹ <u>Free Upgrade to 5.0</u> <u>VisualAudio</u> <u>Software Development Kit (SDK)</u> <u>LabVIEW Embedded for Blackfin</u> 	- <u>Mathworks</u> - <u>Green Hills Software</u> - <u>uClinux Kernel + GNU Software</u> - <u>LabVIEW Embedded for Blackfin</u>

ADSP-BF534 ADSP-BF536 ADSP-BF537	 Audio Starter Kit BF537 EZ-KIT Lite Desktop Evaluation Board Blackfin USB-LAN EZ-Extender Daughter Board Blackfin A-V EZ-Extender Daughter Board BF537 STAMP Kernel BSP uClinux Kernel Board Support Pkg Blackfin FPGA EZ-Extender Daughter Board Blackfin Audio EZ-Extender Daughter Board Blackfin Audio EZ-Extender Daughter Board Converter Evaluation & Development Platform 	- <u>USB-based Emulator</u> USB 1.1, up to 150 KB/sec - <u>High Perf USB-based Emulator</u> USB 2.0, up to 1.5 MB/sec	 <u>VisualDSP++ 5.0</u>¹ <u>Free Upgrade to 5.0</u> <u>VisualAudio</u> <u>LabVIEW Embedded for Blackfin</u> <u>Software Development Kit (SDK)</u> 	- <u>Mathworks</u> - <u>Green Hills Software</u> - <u>uClinux Kernel + GNU Software</u> - <u>LabVIEW Embedded for Blackfin</u> - <u>Phytec</u>	
ADSP-BF535		 <u>USB-based Emulator</u> USB 1.1, up to 150 KB/sec <u>High Perf USB-based Emulator</u> USB 2.0, up to 1.5 MB/sec 	- <u>VisualDSP++ 5.0</u> 1 - <u>Free Upgrade to 5.0</u>	- Green Hills Software	
ADSP-BF538 ADSP-BF538F	- <u>BF538F EZ-KIT Lite</u> Desktop Evaluation Board	 <u>USB-based Emulator</u> USB 1.1, up to 150 KB/sec <u>High Perf USB-based Emulator</u> USB 2.0, up to 1.5 MB/sec 	- <u>VisualDSP++ 5.0</u> 1 - <u>Free Upgrade to 5.0</u>	- <u>Green Hills Software</u>	
ADSP-BF542 ADSP-BF544 ADSP-BF547 ADSP-BF548 ADSP-BF549	- <u>BF548 EZ-KIT Lite</u> Desktop Evaluation Board	 <u>USB-based Emulator</u> USB 1.1, up to 150 KB/sec <u>High Perf USB-based Emulator</u> USB 2.0, up to 1.5 MB/sec 	- <u>VisualDSP++ 5.0</u> ¹ - <u>Free Upgrade to 5.0</u>	- LabVIEW Embedded for Blackfin	
ADSP-BF561	- <u>BF561 EZ-KIT Lite</u> Desktop Evaluation Board	 <u>USB-based Emulator</u> USB 1.1, up to 150 KB/sec <u>High Perf USB-based Emulator</u> USB 2.0, up to 1.5 MB/sec 	- <u>VisualDSP++ 5.0</u> 1 - <u>Free Upgrade to 5.0</u>	- <u>Green Hills Software</u> - <u>uClinux Kernel + GNU Software</u>	

¹ Floating license available

Processor Development Tools: Product Overview

Development Tools Support

Tel: 1-800-AnalogD (262-5643) Contact Support

Privacy/	/Security myAnalog	g Contact ADI	Site Map	Registration	Technical Support	Terms of Use	
© 1995-2008 Analog Devices, Inc. All Rights Reserved. This site is optimized for IE 6.0+, NN 7.1, and Mozilla .							